Datasheet4U Logo Datasheet4U.com

MAX3881 - SDH/SONET 1:16 Deserializer

Key Features

  • o Single +3.3V Supply o 530mW Operating Power o Fully Integrated Clock Recovery and Data Retiming o Exceeds ANSI, ITU, and Bellcore Specifications o Additional High-Speed Input Facilitates System Loopback Diagnostic Testing o 2.488Gbps Serial to 155Mbps Parallel Conversion o Differential PECL Clock Output o Single-Ended PECL Data Outputs o Tolerates >2000 Consecutive Identical Digits o Loss-of-Lock Indicator MAX3881 The MAX3881 deserializer with clock recovery is ideal for converting 2.488Gbps.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX388 High-Voltage / Fault-Protected Analog Multiplexers Maxim
MAX3880 +3.3V / 2.488Gbps / SDH/SONET 1:16 Deserializer Maxim
MAX38800 Step-Down Switching Regulator Maxim Integrated
MAX38801 Step-Down Switching Regulator Maxim Integrated
MAX3885 +3.3V / 2.488Gbps / SDH/SONET 1:16 Deserializer Maxim

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX3882 2.488Gbps/2.67Gbps 1:4 Demultiplexer
MAX3882A 2.488Gbps 1:4 Demultiplexer
MAX3886 Multirate CDR
MAX3806 Receiver
MAX3814 DVI/HDMI TMDS FR-4 and Cable Equalizer/Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-1996; Rev 1; 12/01 KIT ATION EVALU E L B AVAILA +3.3V, 2.488Gbps, SDH/SONET 1:16 Deserializer with Clock Recovery General Description Features o Single +3.3V Supply o 530mW Operating Power o Fully Integrated Clock Recovery and Data Retiming o Exceeds ANSI, ITU, and Bellcore Specifications o Additional High-Speed Input Facilitates System Loopback Diagnostic Testing o 2.488Gbps Serial to 155Mbps Parallel Conversion o Differential PECL Clock Output o Single-Ended PECL Data Outputs o Tolerates >2000 Consecutive Identical Digits o Loss-of-Lock Indicator MAX3881 The MAX3881 deserializer with clock recovery is ideal for converting 2.488Gbps serial data to 16-bit-wide, 155Mbps parallel data for SDH/SONET applications. Operating from a single +3.