Datasheet4U Logo Datasheet4U.com

MAX9382 - ECL/PECL Phase-Frequency Detectors

General Description

The MAX9382/MAX9383 are high-speed PECL/ECL phase-frequency detectors designed for use in highbandwidth phase-locked loop (PLL) applications.

The devices compare a single-ended reference (R) and a VCO (V) input and produce pulse streams on differential up (U) and down (D) outputs.

Key Features

  • o Guaranteed Minimum Pulse Width Eliminates Dead Band o 450MHz Typical Bandwidth with up to ±π Phase Detection o 75kΩ Internal Input Pulldown Resistors o 44mA Typical Supply Current o ±2kV ESD Protection (Human Body Model) o Pin Compatible with MCK12140 and MCH12140 o Available in 8-Pin µMAX and SO Packages MAX9382/MAX9383 Ordering Information PART MAX9382EUA.
  • MAX9382ESA MAX9383EUA.
  • MAX9383ESA TEMP RANGE -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C PIN-.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX9383 ECL/PECL Phase-Frequency Detectors Maxim Integrated
MAX9386 Differential 5:1 or 4:1 ECL/PECL Multiplexers Maxim Integrated
MAX9387 Differential 5:1 or 4:1 ECL/PECL Multiplexers Maxim Integrated
MAX9388 Differential 5:1 or 4:1 ECL/PECL Multiplexers Maxim Integrated
MAX9310A 1:5 Clock Driver Maxim Integrated Products

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX931 Ultra Low-Power / Low-Cost Comparators
MAX9316 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver
MAX9316A 1:5 Differential LVPECL/LVECL/ HSTL Clock and Data Driver
MAX9317 Dual 1:5 Differential Clock Drivers
MAX932 Ultra Low-Power / Low-Cost Comparators

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-2234; Rev 1; 11/02 ECL/PECL Phase-Frequency Detectors General Description The MAX9382/MAX9383 are high-speed PECL/ECL phase-frequency detectors designed for use in highbandwidth phase-locked loop (PLL) applications. The devices compare a single-ended reference (R) and a VCO (V) input and produce pulse streams on differential up (U) and down (D) outputs. When integrated, the difference of the output pulse streams provides a control voltage proportional to input phase or frequency difference. Guaranteed minimum short pulse duration completely eliminates minimum phase difference requirements during the lock condition, maximizing loop jitter performance. The MAX9382/MAX9383 feature low propagation and reset delay, making them ideal for high-frequency clock synchronization use.