Download SY100EL34L Datasheet PDF
SY100EL34L page 2
Page 2
SY100EL34L page 3
Page 3

SY100EL34L Description

The SY10/100EL34/L are low-skew ÷2, ÷4, ÷8 clock generation chips designed explicitly for low-skew clock generation applications. The internal dividers are synchronous to each other; therefore, the mon output edges are all precisely aligned.

SY100EL34L Key Features

  • 3.3V and 5V power supply options
  • 50ps output-to-output skew
  • Synchronous enable/disable
  • Master Reset for synchronization
  • Internal 75KΩ input pull-down resistors
  • Available in 16-pin SOIC package
  • 2180 Fortune Drive
  • San Jose, CA 95131
  • tel +1 (408) 944-0800
  • fax + 1 (408) 474-1000