Download SY100EL33L Datasheet PDF
SY100EL33L page 2
Page 2
SY100EL33L page 3
Page 3

SY100EL33L Description

The SY100EL33L is an integrated ÷4 divider. The differential clock inputs and the VBB allow a differential, single-ended or AC-coupled interface to the device. If used, the VBB output should be bypassed to ground with a 0.01µF capacitor.

SY100EL33L Key Features

  • 3.3V Power Supply
  • 640ps Propagation Delay (typical)
  • 4.2 GHz Toggle Frequency (typical)
  • High Bandwidth Output Transitions
  • Internal 75 kΩ Input Pull-Down Resistors
  • Available in 8-Pin SOIC Package