Datasheet4U Logo Datasheet4U.com

SY54020R - Low Voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer

General Description

The SY54020R is a fully differential, low voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with active-low Enable (/EN) and Fail-Safe Input (FSI).

The Enable is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state.

Key Features

  • 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with FSI.
  • Active-low Enable (/EN) input to disable the outputs.
  • Guaranteed AC performance over temperature and voltage:.
  • DC-to > 3.2Gbps Data throughput.
  • DC-to > 2.5GHz Clock throughput.

📥 Download Datasheet

Datasheet Details

Part number SY54020R
Manufacturer Micrel Semiconductor
File Size 620.45 KB
Description Low Voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer
Datasheet download datasheet SY54020R Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY5420 2 position single SMC
SY5445 Rubber Seal 5 Port Solenoid Valve SMC
SY5000 Rubber Seal 5 Port Solenoid Valve SMC
SY5002C Flyback Controller Silergy
SY50103 Flyback Regulator Silergy

Other Datasheets by Micrel Semiconductor

Part Number Description
SY54020AR Low Voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer
SY54023AR Low Voltage 1.2V/1.8V CML 2x2 Crosspoint Switch
SY54023R Low Voltage 1.2V/1.8V CML 2x2 Crosspoint Switch
SY54011R Low Voltage 1.2V/1.8V CML 1:2 Fanout Buffer
SY54016AR Low Voltage 1.2V/1.8V CML Differential Line Driver/Receiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet.co.kr SY54020R Low Voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with /EN and Fail-Safe Input 3.2Gbps, 2.5GHz General Description The SY54020R is a fully differential, low voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with active-low Enable (/EN) and Fail-Safe Input (FSI). The Enable is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. When this device is used as a clock fanout, disabling the downstream clock may reduce system power. FSI is a special circuit designed to sense the amplitude of the input signal and to latch the output when an invalid or no signal is present at the input.