Datasheet4U Logo Datasheet4U.com

SY58605U - LVDS Buffer

General Description

The SY58605U is a 2.5V, high-speed, fully differential LVDS buffer optimized to provide less than 10pspp total jitter.

The SY58605U can process clock signals as fast as 2GHz or data patterns up to 3.2Gbps.

Key Features

  • Precision Edge®.
  • Precision 325mV LVDS buffer.
  • Guaranteed AC performance over temperature and voltage:.
  • DC-to > 3.2Gbps throughput.

📥 Download Datasheet

Datasheet Details

Part number SY58605U
Manufacturer Micrel Semiconductor
File Size 618.87 KB
Description LVDS Buffer
Datasheet download datasheet SY58605U Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY58606U 1:2 CML Fanout Buffer Microchip
SY58609U CML 2:1 MUX Microchip
SY5861 Adaptive LED Current Filter Silergy
SY5862 Adaptive LED Current Filter Silergy
SY5867 Dimming Interface Converter Silergy

Other Datasheets by Micrel Semiconductor

Part Number Description
SY58600U ULTRA-PRECISION DIFFERENTIAL CML LINE DRIVER/RECEIVER
SY58601U ULTRA-PRECISION DIFFERENTIAL 800mV LVPECL LINE DRIVER/RECEIVER
SY58602U ULTRA-PRECISION DIFFERENTIAL 400mV LVPECL LINE DRIVER/RECEIVER
SY58603U Precision CML Buffer
SY58604U LVPECL Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SY58605U 3.2Gbps Precision, LVDS Buffer with Internal Termination and Fail Safe Input General Description The SY58605U is a 2.5V, high-speed, fully differential LVDS buffer optimized to provide less than 10pspp total jitter. The SY58605U can process clock signals as fast as 2GHz or data patterns up to 3.2Gbps. The differential input includes Micrel’s unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled) as small as 100mV (200mVpp) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated voltage reference (VREF-AC) is provided to bias the VT pin. The output is 325mV LVDS, with rise/fall times guaranteed to be less than 100ps.