Datasheet4U Logo Datasheet4U.com

SY87700AL - Clock and Data Recovery

General Description

The SY87700AL is a complete clock recovery and data retiming integrated circuit for data rates from 32Mbps up to 208Mbps NRZ.

The device is ideally suited for SONET/SDH/ATM applications and other high-speed data transmission systems.

Key Features

  • AnyRate®.
  • 3.3V power supply.
  • SONET/SDH/ATM compatible.
  • Clock and data recovery from 32Mbps up to 208Mbps NRZ data stream; clock generation from 32Mbps to 208Mbps.
  • Two on-chip PLLs: one for clock generation and another for clock recovery.
  • Selectable reference frequencies.
  • Differential PECL high-speed serial I/O.
  • Line receiver input: no external buffering needed.
  • Link fault indication.
  • 100K ECL-compatible I/O.

📥 Download Datasheet

Datasheet Details

Part number SY87700AL
Manufacturer Micrel Semiconductor
File Size 556.85 KB
Description Clock and Data Recovery
Datasheet download datasheet SY87700AL Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY8702 Overvoltage protection TPS
SY8707 Step Down White LED Driver Silergy
SY8718A1 2.0A Synchronous Step Down Regulator Silergy
SY8745 500kHz White LED Driver Silergy
SY8745A Constant Current Step-down Regulator Silergy

Other Datasheets by Micrel Semiconductor

Part Number Description
SY87700L CLOCK AND DATA RECOVERY
SY87700V CLOCK AND DATA RECOVERY
SY87701AL AnyRate Clock and Data Recovery
SY87701L CLOCK AND DATA RECOVERY
SY87701V CLOCK AND DATA RECOVERY

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SY87700AL Low-Power, 3.3V, 32Mbps to 208Mbps AnyRate® Clock and Data Recovery General Description The SY87700AL is a complete clock recovery and data retiming integrated circuit for data rates from 32Mbps up to 208Mbps NRZ. The device is ideally suited for SONET/SDH/ATM applications and other high-speed data transmission systems. Clock recovery and data retiming is performed by synchronizing the on-chip VCO directly to the incoming data stream. The VCO center frequency is controlled by the reference clock frequency and the selected divide ratio. On-chip clock generation is performed through the use of a frequency multiplier PLL with a byte rate source as reference. The SY87700AL also includes a link fault detection circuit.