Datasheet4U Logo Datasheet4U.com

SY89229U - Clock Divider

General Description

The SY89229U is a precision, low jitter 1GHz ÷3, ÷5 clock divider with an LVDS output.

A unique FailSafe Input (FSI) protection prevents metastable output conditions when the input clock voltage swing drops significantly below 100mV or input is removed.

Key Features

  • Accepts a high-speed input and provides a precision ÷3 and ÷5 sub-rate, LVDS output.
  • Fail-Safe Input.
  • Prevents oscillations when input is invalid.
  • Guaranteed AC performance over temperature and supply voltage:.
  • DC-to >1.0GHz throughput.

📥 Download Datasheet

Datasheet Details

Part number SY89229U
Manufacturer Micrel Semiconductor
File Size 566.10 KB
Description Clock Divider
Datasheet download datasheet SY89229U Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY89206V DIFFERENTIAL PECL/ECL RECEIVER/BUFFER MICREL
SY89216V DIFFERENTIAL PECL/ECL RECEIVER/BUFFER MICREL
SY89230U Clock Divider Micrel
SY89231U Clock Divider Micrel
SY89297U Precision CML Dual-Channel Programmable Delay Microchip

Other Datasheets by Micrel Semiconductor

Part Number Description
SY89221U Precision 1:15 LVPECL Fanout Buffer
SY89222L 3.3V DUAL TTL-to-DIFFERENTIAL PECL TRANSLATOR
SY89223L 3.3V DUAL DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR
SY89228U Clock Divider
SY89200U Ultra-Precision 1:8 LVDS Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com SY89229U 1GHz Precision, LVDS ÷3, ÷5 Clock Divider with Fail Safe Input and Internal Termination General Description The SY89229U is a precision, low jitter 1GHz ÷3, ÷5 clock divider with an LVDS output. A unique FailSafe Input (FSI) protection prevents metastable output conditions when the input clock voltage swing drops significantly below 100mV or input is removed. The differential input includes Micrel’s unique, 3-pin internal termination architecture that allows the input to interface to any differential signal (AC- or DCcoupled) as small as 100mV (200mVPP) without any level shifting or termination resistor networks in the signal path. The outputs are 325mV, 100Kcompatible LVDS with fast rise/fall times guaranteed to be less than 220ps.