Datasheet4U Logo Datasheet4U.com

SY89547L - DIFFERENTIAL 4:1 LVDS MULTIPLEXER

Description

The SY89547L is a precision, high-speed 4:1 differential multiplexer that provides two copies of the selected input.

The high speed LVDS (350mV) compatible outputs with a guaranteed throughput of up to 3.2Gbps over temperature and voltage.

Features

  • OUTPUT.

📥 Download Datasheet

Datasheet preview – SY89547L

Datasheet Details

Part number SY89547L
Manufacturer Micrel Semiconductor
File Size 209.11 KB
Description DIFFERENTIAL 4:1 LVDS MULTIPLEXER
Datasheet download datasheet SY89547L Datasheet
Additional preview pages of the SY89547L datasheet.

📁 Similar Datasheet

  • SY89206V - DIFFERENTIAL PECL/ECL RECEIVER/BUFFER (MICREL)
  • SY89216V - DIFFERENTIAL PECL/ECL RECEIVER/BUFFER (MICREL)
  • SY89230U - Clock Divider (Micrel)
  • SY89231U - Clock Divider (Micrel)
  • SY89297U - Precision CML Dual-Channel Programmable Delay (Microchip)
  • SY89306V - 3.3V/5V 2.5GHz Differential PECL/ECL Receiver/Buffer (Microchip)
  • SY89874U - Programmable Clock Divider/Fanout Buffer (Microchip)
  • SY8002A1 - 2A Synchronous Step Down Regulator (Silergy)
  • SY8002E1 - 2A Synchronous Step Down Regulator (Silergy)
  • SY8002I - 2A Synchronous Step Down Regulator (Silergy)
Other Datasheets by Micrel Semiconductor
  • SY89540U - Precision Low Jitter 4x4 LVDS Crosspoint Switch
  • SY89542U - DIFFERENTIAL 2:1 LVDS MULTIPLEXER
  • SY89543L - DIFFERENTIAL 2:1 LVDS MULTIPLEXER
  • SY89544U - DIFFERENTIAL 4:1 LVDS MULTIPLEXER
  • SY89545L - DIFFERENTIAL 4:1 LVDS MULTIPLEXER
  • SY89546U - 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER
  • SY89529L - PRECISION SPREADSPECTRUM CLOCK SYNTHESIZER
  • SY89531L - PROGRAMMABLE LVPECL AND HSTL BUS CLOCK SYNTHESIZER

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. 3.3V, 3.2Gbps DIFFERENTIAL 4:1 LVDS MULTIPLEXER with 1:2 FANOUT and INTERNAL TERMINATION Precision Edge® Precision ESYd8g9e5®47L SY89547L FEATURES OUTPUT AMPLITUDE (mV) s Selects among four differential inputs s Provides two copies of the selected input s Guaranteed AC performance over temp and voltage: • DC-to > 3.2Gbps data rate throughput • < 620ps In-to-Out tpd • < 150ps tr/tf s Unique input isolation design minimizes crosstalk s Ultra-low jitter design: • < 1psRMS random jitter • < 10psPP deterministic jitter • < 10psPP total jitter (clock) • < 0.7psRMS crosstalk-induced jitter s Internal input termination s Unique input termination and VT pin accepts DCcoupled and AC-coupled inputs (LVDS, LVPECL, CML) s 350mV LVDS output swing s Power supply 3.
Published: |