Datasheet4U Logo Datasheet4U.com

PL613-21 - Programmable 3-PLL Clock

General Description

The PL613-21 is an advanced three PLL design based on PicoPLL, the world’s smallest programmable clock technology.

This advanced technology allows the PL613 -21 to fit in to a small 3x3mm QFN package for high performance, low-power, small form-factor applications.

Key Features

  • of the PL613-21 allows the user to shut down individual PLLs when the corresponding clock output is disabled using the PDB pins. The output drive strength can be individually programmed on each output to Low (4mA), Standard (8mA) or High (16mA) drive. In addition, the disabled state of the clock outputs can be programmed as Hi-Z or Active Low. Besides its small form factor and multiple outputs that can reduce overall system costs, the PL613 -21 offers superior phase noise, jitter and power consu.

📥 Download Datasheet

Datasheet Details

Part number PL613-21
Manufacturer Micrel
File Size 371.01 KB
Description Programmable 3-PLL Clock
Datasheet download datasheet PL613-21 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PL613-21 Programmable 3-PLL Clock PhaseLink Corporation
PL613-01 8-Output Clock Microchip
PL613-05 3-Output Clock PhaseLink Corporation
PL610-01 Single IC XO Microchip
PL610-01 1MHz to 130MHz XO IC PhaseLink Corporation

Other Datasheets by Micrel

Part Number Description
PL613-01 8-Output Clock
PL610-01 1MHz to 130MHz XO IC
PL602-00 Multiplier XO IC Die
PL602-03 Low Phase Noise CMOS XO
PL602-04 Low Phase Noise CMOS XO

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PL613-21 Ultra Low Power PicoPLL, Programmable 3-PLL Clock IC FE AT UR E S  Designed for PCB Space Savings with 3 LowPower Programmable PLLs  Ultra Low-Power Consumption  Ultra-Low Power Down Mode, <5A Typical  CLK1 Capable of Generating 32.768kHz  Individual Output Buffer VDD Pins for Flexible Output Voltages, 1.8V to 3.3V, ±10%  Individual PLL Power Down Control  Output Frequency (based on VDD_CORE voltage): o <65MHz @ 1.8V operation o <90MHz @ 2.5V operation o <125MHz @ 3.3V operation  Input Frequency: o Fundamental Crystal: 10MHz to 40MHz o Reference Input: 10MHz to 200MHz  Active Low or Hi-Z Disabled Output State  1.8V to 3.3V, ±10% Core Power Supply  1.8V to 3.