Datasheet4U Logo Datasheet4U.com

ML65L244 - High Speed Dual Quad Buffer/Line Drivers

Download the ML65L244 datasheet PDF. This datasheet also covers the ML65L244CK variant, as both devices belong to the same high speed dual quad buffer/line drivers family and are provided as variant models within a single manufacturer datasheet.

Description

The ML65244 and ML65L244 are non-inverting dual quad buffer/line drivers.

1.7ns, ML65L244 2ns) make them ideal for very high speed applications such as processor bus buffering and cache an

Features

  • s Low propagation delay.
  • 1.7ns ML65244 2.0ns ML65L244 s Fast Dual 4-bit TTL level buffer/line driver with tri-state capability on the.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ML65L244CK_MicroLinearCorporation.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ML65L244
Manufacturer Micro Linear
File Size 372.67 KB
Description High Speed Dual Quad Buffer/Line Drivers
Datasheet download datasheet ML65L244 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ML6553 Bus Termination Regulator Fairchild
ML6554 3A Bus Termination Regulator Fairchild
ML60114R AIGaAs LASER DIODES Mitsubishi
ML60115R AIGaAs LASER DIODES Mitsubishi
ML60116 FOR OPTICAL INFORMATION SYSTEMS Mitsubishi

Other Datasheets by Micro Linear

Part Number Description
ML65L245 High Speed Octal Buffer Transceivers
ML65L541 High Speed Octal Buffer/Line Drivers
ML6509 Active SCSI Terminator
ML6510 Series Programmable Adaptive Clock Manager (PACMan)
ML6516244 16-Bit Buffer/Line Driver with 3-State Outputs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
August 1996 ML65244/ML65L244* High Speed Dual Quad Buffer/Line Drivers GENERAL DESCRIPTION The ML65244 and ML65L244 are non-inverting dual quad buffer/line drivers. The high operating frequency (50MHz driving a 50pF load) and low propagation delay (ML65244 – 1.7ns, ML65L244 – 2ns) make them ideal for very high speed applications such as processor bus buffering and cache and main memory control. These buffers use a unique analog implementation to eliminate the delays inherent in traditional digital designs. Schottky clamps reduce under and overshoot, and special output driver circuits limit ground bounce.
Published: |