Datasheet4U Logo Datasheet4U.com

ML6694 - 100BASE-TX Physical Layer with 5-Bit Interface

General Description

The ML6694 is a high-speed physical layer transceiver that provides a 5-bit (or symbol) interface to unshielded twisted pair cable media.

The ML6694 is well suited for repeater applications using repeater controllers with the 5-bit interface.

Key Features

  • s s s s s s s s 5-bit (or symbol) parallel interface Compliant to IEEE 802.3u 100BASE-TX standard Compliant to ANSI X3T12 TP-PMD (FDDI) standard Single-jack 10BASE-T/100BASE-TX solution when used with external 10Mbps PHY 125MHz receive clock recovery/generation Baseline wander correction Adaptive equalization and MLT-3 encoding/decoding Supports full-duplex operation BLOCK.

📥 Download Datasheet

Datasheet Details

Part number ML6694
Manufacturer Micro Linear
File Size 177.14 KB
Description 100BASE-TX Physical Layer with 5-Bit Interface
Datasheet download datasheet ML6694 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
May 1997 ML6694* 100BASE-TX Physical Layer with 5-Bit Interface GENERAL DESCRIPTION The ML6694 is a high-speed physical layer transceiver that provides a 5-bit (or symbol) interface to unshielded twisted pair cable media. The ML6694 is well suited for repeater applications using repeater controllers with the 5-bit interface. The ML6694 may also be used in FDDIover-copper applications. The ML6694 integrates 125MHz clock recovery/ generation, receive adaptive equalization, baseline wander correction and MLT-3/10BASE-T transmitter. FEATURES s s s s s s s s 5-bit (or symbol) parallel interface Compliant to IEEE 802.