Datasheet4U Logo Datasheet4U.com

DSPIC33FJ06GS202 - 16-bit Digital Signal Controllers

Download the DSPIC33FJ06GS202 datasheet PDF. This datasheet also covers the DSPIC33FJ06GS101 variant, as both devices belong to the same 16-bit digital signal controllers family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (DSPIC33FJ06GS101_MicrochipTechnology.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
DSPIC33FJ06GS001 16-Bit Microcontrollers and Digital Signal Controllers Microchip Technology
DSPIC33FJ06GS001A 16-Bit Microcontrollers and Digital Signal Controllers Microchip Technology
DSPIC33FJ06GS101 16-bit Digital Signal Controllers Microchip Technology
DSPIC33FJ06GS102A 16-Bit Microcontrollers and Digital Signal Controllers Microchip Technology
DSPIC33FJ06GS302 16-Bit Microcontrollers and Digital Signal Controllers Microchip Technology

Other Datasheets by Microchip Technology

Part Number Description
DSPIC33FJ06GS102 16-bit Digital Signal Controllers
DSPIC33FJ128GP202 16-bit Digital Signal Controllers
DSPIC33FJ128GP204 16-bit Digital Signal Controllers
dsPIC33FJ128GP206A 16-bit Digital Signal Controllers
dsPIC33FJ128GP306A 16-bit Digital Signal Controllers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 16-Bit Digital Signal Controllers (up to 16-Kbyte Flash and up to 2-Kbyte SRAM) with High-Speed PWM, ADC and Comparators Operating Conditions • 3.0V to 3.6V, -40ºC to +150ºC, DC to 20 MIPS • 3.0V to 3.6V, -40ºC to +125ºC, DC to 40 MIPS • 3.0V to 3.6V, -40ºC to +85ºC, DC to 50 MIPS Core: 16-Bit dsPIC33F CPU • Code-Efficient (C and Assembly) Architecture • Two 40-Bit Wide Accumulators • Single-Cycle (MAC/MPY) with Dual Data Fetch • Single-Cycle Mixed-Sign MUL plus Hardware Divide • 32-Bit Multiply Support Clock Management • ±2.