Datasheet4U Logo Datasheet4U.com

MEC1322 - Keyboard and Embedded Controller

General Description

The MEC1322 incorporates a high-performance 32-bit ARM® Cortex®-M4 embedded microcontroller with 128 Kilobytes of SRAM and 32 Ki lobytes of Boot ROM.

It communicates with the system host using the Intel® Low Pin Count (LPC) bus.

Key Features

  • ARM® Cortex®-M4 Processor Core - 32-Bit ARM v7-M Instruction Set Architecture - Hardware Floating Point Unit (FPU) - Single 4GByte Addressing Space (Von Neumann Model) - Little-Endian Byte Ordering - Bit-Banding Feature Included - NVIC Nested Vectored Interrupt Controller - Up to 240 Ind ividually-Vectored Interrupt Sources Supported - 8 Levels of Priority, Individually Assignable By Vector - Chip-Level Interrupt Aggregator supported, to expand number of interrupt sources or reduce num.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MEC10 Pulse and LCD Display Meters ETC
MECH2B MECH2B Series 10KH ECL Logic Buffered Dual Independent Delays Rhombus Industries
MECP01 N-Channel Enhancement Mode Field Effect Transistor Chino-Excel Technology

Other Datasheets by Microchip Technology

Part Number Description
MEC1308 Keyboard and Embedded Controller
MEC1310 Keyboard and Embedded Controller
MEC1404 Keyboard and Embedded Controller
MEC1406 Keyboard and Embedded Controller
MEC1408 Keyboard and Embedded Controller

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MEC1322 Keyboard and Embedded Controller for Notebook PC Product Features • ARM® Cortex®-M4 Processor Core - 32-Bit ARM v7-M Instruction Set Architecture - Hardware Floating Point Unit (FPU) - Single 4GByte Addressing Space (Von Neumann Model) - Little-Endian Byte Ordering - Bit-Banding Feature Included - NVIC Nested Vectored Interrupt Controller - Up to 240 Ind ividually-Vectored Interrupt Sources Supported - 8 Levels of Priority, Individually Assignable By Vector - Chip-Level Interrupt Aggregator supported, to expand number of interrupt sources or reduce number of vectors • 8042 Style Host Interface - Mailbox Registers Interface - Forty-three 8-Bit scratch registers - Two Register Mailbox Command Interface - Two Register SMI Sour ce Interface - System Tick Timer - Complete ARM-Standard