Datasheet4U Logo Datasheet4U.com

SY100EP195V - 3.3V/5V 1.6 GHz Programmable Delay

Datasheet Summary

Description

The SY100EP195V is a programmable delay line, varying the time a logic signal takes to traverse from IN to Q.

This delay can vary from about 2.1 ns to about 10.8 ns.

The input can be PECL, LVPECL, NECL, or LVNECL.

Features

  • Pin-for-Pin, Plug-In Compatible to the ON Semiconductor MC100EP195.
  • Maximum Frequency >1.6 GHz.
  • Programmable Range: 2.1 ns to 10.8 ns.
  • 10 ps Increments.
  • PECL Mode Operating Range: VCC = 3.0V to 5.5V with VEE = 0V.
  • NECL Mode Operating Range: VCC = 0V with VEE =.
  • 3.0V to.
  • 5.5V.
  • Open Input Default State.
  • Safety Clamp on Inputs.
  • A Logic-High on the /EN pin will Force Q to Logic-Low.
  • D[0:10] Can.

📥 Download Datasheet

Datasheet preview – SY100EP195V

Datasheet Details

Part number SY100EP195V
Manufacturer Microchip
File Size 1.51 MB
Description 3.3V/5V 1.6 GHz Programmable Delay
Datasheet download datasheet SY100EP195V Datasheet
Additional preview pages of the SY100EP195V datasheet.

📁 Similar Datasheet

  • SY100EP195V - 3.3V/5V 2.5GHz PROGRAMMABLE DELAY (Micrel Semiconductor)
  • SY100EP196V - 3.3V/5V 2.5GHz PROGRAMMABLE DELAY (Micrel Semiconductor)
  • SY100EP111U - LVPECL/LVECL/HSTL CLOCK DRIVER (Micrel Semiconductor)
  • SY100EP11U - 1:2 Differential Fanout Buffer (Micrel Semiconductor)
  • SY100EP14U - 2.5V/3.3V/5V 1:5 LVPECL/PECL/ ECL/HSTL 2GHz CLOCK DRIVER (Micrel Semiconductor)
  • SY100EP15V - 3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER (Micrel Semiconductor)
  • SY100EP16U - 2.5/3.3V Precision ECL Differential Receiver/Driver (Micrel Semiconductor)
  • SY100EP16V - 3.3V/5V Precision ECL Differential Receiver/Driver (Micrel Semiconductor)
  • SY100EP32V - Pecl Divider (Micrel Semiconductor)
  • SY100EP33V - Pecl Divider (Micrel Semiconductor)
Other Datasheets by Microchip
  • SY100EP32V - 5V/3.3V ECL/2 Divider
  • SY100EP33V - ECL/4 Divider
  • SY100EPT28L - 3.3V LVTTL-to-Differential LVPECL and Differential LVPECL-to-LVTTL Translator
  • SY100EL11V - 5V/3.3V ECL 1:2 Differential Fanout Buffe
  • SY100EL16V - 5V/3.3V ECL Differential Receiver
  • SY100EL16VS - 3.3V/5V Variable Output Swing Differential Receiver
  • SY100EL29V - 5V/3.3V Dual Differential Data and Clock D Flip-Flop
  • SY100EL33L - 3.3V ECL/4 Divider

Full PDF Text Transcription

Click to expand full text
SY100EP195V 3.3V/5V 1.6 GHz Programmable Delay Features • Pin-for-Pin, Plug-In Compatible to the ON Semiconductor MC100EP195 • Maximum Frequency >1.6 GHz • Programmable Range: 2.1 ns to 10.8 ns • 10 ps Increments • PECL Mode Operating Range: VCC = 3.0V to 5.5V with VEE = 0V • NECL Mode Operating Range: VCC = 0V with VEE = –3.0V to –5.5V • Open Input Default State • Safety Clamp on Inputs • A Logic-High on the /EN pin will Force Q to Logic-Low • D[0:10] Can Accept Either ECL, CMOS, or TTL Inputs • VBB Output Reference Voltage • Available in a 32-Pin TQFP Package Applications • Clock De-skewing • Timing Adjustment • Aperture Centering General Description The SY100EP195V is a programmable delay line, varying the time a logic signal takes to traverse from IN to Q.
Published: |