MSP3415G Datasheet | Micronas

Features of the MSP 34x5G Family and Differences to MSPD MSP 34x5G Version List MSP 34x5G Versions and their Application Fields Functional Description Architecture of the MSP 34x5G Family Sound IF Processing Analog Sound IF Input Demodulator: Standards and Features Preprocessing of Demodulator Signals Automatic Sound Select Manual Mode Preprocessing for SCART and I2S Input Signals Source Selection and Output Channel Matrix Audio Baseband Processing Automatic Volume Correction (AVC) Loudspeaker Outputs Quasi-Peak Detector SCART Signal Routing SCART DSP In and SCART Out Select Stand-by Mode I2S Bus Interface ADR Bus Interface Digital Control I/O Pins and Status Change Indication Clock PLL Oscillator and Crystal Specifications Control Interface I2C Bus Interface Internal Hardware Error Handling Description of CONTROL Register Protocol Description Proposals for General MSP 34x5G I2C Telegrams Symbols Write Telegrams Read Telegrams Examples Start-Up Sequence: Power-Up and I2C-Controlling MSP 34x5G Programming Interface User Registers Overview Description of User Registers STANDARD SELECT Register Refresh of STANDARD SELECT Register STANDARD RESULT Register Write Registers on I2C Subaddress 10hex Read Registers on I2C Subaddress 11hex Write Registers on I2C Subaddress 12hex Micronas PRELIMINARY DATA SHEET MSP 34x5G Contents, continued Page 36 37 37 37 37 37 38 38 38 Section 3.3.2.7. 3.4. 3.5. 3.5.1. 3.5.2. 3.5.3. 3.5.4. 3.5.5. 3.5.6. Title Read Registers on I2C Subaddress 13hex Programming Tips Examples of Minimum Initialization Codes B/G-FM (A2 or NICAM) BTSC-Stereo BTSC-SAP with SAP at Loudspeaker Channel FM-Stereo Radio Automatic Standard Detection Software Flow for Interrupt driven STATUS Check 40 4. Specifications 40 4.1. Outline Dimensions 42 4.2. Pin Connections and Short Descriptions 45 4.3. Pin Description 47 4.4. Pin Configurations 51 4.5. Pin Circuits 53 4.6. Electrical Characteristics 4.6.1. Absolute Maximum Ratings 4.6.2. Remende...