Datasheet4U Logo Datasheet4U.com

ZL30146 - SyncE SONET/SDH Line Card PLL

General Description

17 2.1 DPLL

Key Features

  • Synchronizes to standard telecom or Ethernet backplane clocks and provides jitter filtered output clocks for SONET/SDH, PDH and Ethernet network interface cards.
  • Supports the requirements of ITU-T G.8262 for synchronous Ethernet Equipment slave Clocks.
  • Meets the SONET/SDH jitter generation requirements up to OC-192/STM-64.
  • Two independent DPLLs provides timing for the transmit path (backplane to line rate) and the receive path (recovered line rate to backplan.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ZL30146 SyncE SONET/SDH Line Card PLL Zarlink Semiconductor
ZL30142 SyncE SONET/SDH G.8262/Stratum 3 System Synchronizer Zarlink Semiconductor
ZL30143 SyncE SONET/SDH G.8262/Stratum3 System Synchronizer/SETS Zarlink Semiconductor
ZL30145 SyncE (10 GbE) SONET/SDH Rate Conversion And Jitter Attenuator PLL Zarlink Semiconductor
ZL30100 T1/E1 System Synchronizer Zarlink Semiconductor Inc

Other Datasheets by Microsemi (now Microchip Technology)

Part Number Description
ZL30142 SyncE SONET/SDH G.8262/Stratum 3 System Synchronizer
ZL30143 SyncE SONET/SDH G.8262/Stratum3 System Synchronizer/SETS
ZL30145 SyncE (10 GbE) SONET/SDH Rate Conversion and Jitter Attenuator PLL
ZL30130 Stratum 2/3/3E System Synchronizer/SETS
ZL30136 Network Interface Synchronizer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ZL30146 SyncE SONET/SDH Line Card PLL Features • Synchronizes to standard telecom or Ethernet backplane clocks and provides jitter filtered output clocks for SONET/SDH, PDH and Ethernet network interface cards • Supports the requirements of ITU-T G.8262 for synchronous Ethernet Equipment slave Clocks • Meets the SONET/SDH jitter generation requirements up to OC-192/STM-64 • Two independent DPLLs provides timing for the transmit path (backplane to line rate) and the receive path (recovered line rate to backplane) • Synchronizes to telecom reference clocks (2 kHz, N*8 kHz up to 77.76 MHz, 155.52 MHz) or to Ethernet reference clocks (25 MHz, 50 MHz, 62.5 MHz, 125 MHz) • Selectable loop bandwidth of 14 Hz, 28 Hz, 890 Hz, 3.5 Hz, 1.7 Hz, or 0.