Datasheet4U Logo Datasheet4U.com

ZL30245 - Dual-Channel Any-to-Any Clock Multiplier and Frequency Synthesizer

Download the ZL30245 datasheet PDF. This datasheet also covers the ZL30244 variant, as both devices belong to the same dual-channel any-to-any clock multiplier and frequency synthesizer family and are provided as variant models within a single manufacturer datasheet.

General Description

5.

External EEPROM or No EEPROM 10 5.3.2 ZL30245 Internal EEPROM 11 5.4 LOCAL OSCILLATOR OR CRYSTAL

Key Features

  • Two Independent APLL Channels.
  • Four Input Clocks Per Channel.
  • One crystal/CMOS input.
  • Two differential/CMOS inputs.
  • One single-ended/CMOS input.
  • Any input frequency from 9.72MHz to 1250MHz (9.72MHz to 300MHz for CMOS).
  • Clock selection by pin or register control.
  • Low-Jitter Fractional-N APLL and 3 Outputs Per Channel.
  • Any output frequency from.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ZL30244-Microsemi.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
ZL30226 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor
ZL30227 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor
ZL30228 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor
ZL30250 Clock Multiplier and Frequency Synthesizer Microchip
ZL30251 Clock Multiplier and Frequency Synthesizer Microchip

Other Datasheets by Microsemi (now Microchip Technology)

Part Number Description
ZL30244 Dual-Channel Any-to-Any Clock Multiplier and Frequency Synthesizer
ZL30237 Dual Channel Universal NCO Clock Generator
ZL30250 3-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
ZL30251 3-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
ZL30252 Multiplier and Jitter Attenuator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Register Map: Section 6.2 Features • Two Independent APLL Channels • Four Input Clocks Per Channel • One crystal/CMOS input • Two differential/CMOS inputs • One single-ended/CMOS input • Any input frequency from 9.72MHz to 1250MHz (9.72MHz to 300MHz for CMOS) • Clock selection by pin or register control • Low-Jitter Fractional-N APLL and 3 Outputs Per Channel • Any output frequency from <1Hz to 1035MHz • High-resolution fractional frequency conversion with 0ppm error • Easy-to-configure, encapsulated design requires no external VCXO or loop filter components • Each output has independent dividers • Output jitter as low as 0.