Datasheet4U Logo Datasheet4U.com

ZL40234 - Low Additive Jitter 4 Output LVPECL/LVDS/HCSL Fanout Buffer

General Description

6 Functional Description 8 Clock Inputs 8 Clock Outputs 11 Crystal Oscillator Input 12 Termination of unused inputs and outputs 12 Power Consumption 12 Power Supply Filtering 13 Power Supplies and Power-up Sequence 13 Device Control 14 Typical device performance 15 AC and DC Electrical Char

Key Features

  • 3 to 1 input Multiplexer: Two inputs accept any differential (LVPECL, HCSL, LVDS, SSTL, CML, LVCMOS) or a single ended signal and the third input accepts a crystal or a single ended signal.
  • Four differential LVPECL/LVDS/HCSL outputs.
  • One LVCMOS output.
  • Ultra-low additive jitter: 24fs (in 12kHz to 20MHz integration band at 625MHz clock frequency).
  • Supports clock frequencies from 0 to 1.6GHz.
  • Supports 2.5V or 3.3V power supplies for LVPECL, LV.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ZL40294 20-Output DB2000QL Buffer Microchip
ZL40000 3/6 Channel DC to 2 GHz Power Splitter Zarlink Semiconductor
ZL40120 Low Power/ Current Feedback Quad Operational Amplifier Zarlink Semiconductor Inc
ZL40122 Current Feedback Quad Operational Amplifier Zarlink Semiconductor
ZL40123 Current Feedback Dual Operational Amplifier Zarlink Semiconductor

Other Datasheets by Microsemi (now Microchip Technology)

Part Number Description
ZL40230 Low Additive Jitter 10 output LVPECL/LVDS/HCSL Fanout Buffer
ZL40231 Low Additive Jitter 10 output LVPECL/LVDS/HCSL Fanout Buffer
ZL40235 Low Additive Jitter 3 x 5 LVPECL/LVDS/HCSL Fanout Buffer
ZL40208 Precision 2:6 LVPECL Fanout Buffer
ZL40212 Precision 1:2 LVDS Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Data Sheet ZL40234 Low Skew, Low Additive Jitter, 4 Output LVPECL/LVDS/HCSL Fanout Buffer with one LVCMOS output Features • 3 to 1 input Multiplexer: Two inputs accept any differential (LVPECL, HCSL, LVDS, SSTL, CML, LVCMOS) or a single ended signal and the third input accepts a crystal or a single ended signal • Four differential LVPECL/LVDS/HCSL outputs • One LVCMOS output • Ultra-low additive jitter: 24fs (in 12kHz to 20MHz integration band at 625MHz clock frequency) • Supports clock frequencies from 0 to 1.6GHz • Supports 2.5V or 3.3V power supplies for LVPECL, LVDS or HCSL outputs • Supports 1.5V, 1.8V, 2.5V or 3.