Datasheet4U Logo Datasheet4U.com

AS5SP128K32 - Synchronous SRAM

General Description

The AS5SP128K32 is a 4.0Mb High Performance Synchronous Pipeline Burst SRAM, available in multiple temperature screening levels, fabricated using High Performance CMOS technology and is organized as a 128K x 32.

Key Features

  • Synchronous Operation in relation to the input Clock.
  • 2 Stage Registers resulting in Pipeline operation.
  • On chip address counter (base +3) for Burst operations.
  • Self-Timed Write Cycles.
  • On-Chip Address and Control Registers.
  • Byte Write support.
  • Global Write support.
  • On-Chip low power mode [powerdown] via ZZ pin.
  • Interleaved or Linear Burst support via Mode pin.
  • Three Chip Enables for ease of depth expansio.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AS5SP128K32DQ Plastic Encapsulated Microcircuit 4.0Mb Austin Semiconductor
AS5SP128K36 Synchronous SRAM Micross
AS5SP128K36DQ Plastic Encapsulated Microcircuit 4.5Mb Austin Semiconductor
AS5SP1M18DQ Plastic Encapsulated Microcircuit 18Mb Austin Semiconductor
AS5SP1M36DQ 36Mb Pipelined Sync SRAM Austin Semiconductor

Other Datasheets by Micross

Part Number Description
AS5SP256K36 Synchronous SRAM
AS5SS512K36 512K x 36 SSRAM
AS5SS512K36D 512K x 36 SSRAM
AS5SS512K36D 512K x 36 SSRAM
AS5181 DAC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
AS5SP128K32 Plastic Encapsulated Microcircuit 4.0Mb, 128K x 32, Synchronous SRAM Pipeline Burst, Single Cycle Deselect FEATURES • Synchronous Operation in relation to the input Clock • 2 Stage Registers resulting in Pipeline operation • On chip address counter (base +3) for Burst operations • Self-Timed Write Cycles • On-Chip Address and Control Registers • Byte Write support • Global Write support • On-Chip low power mode [powerdown] via ZZ pin • Interleaved or Linear Burst support via Mode pin • Three Chip Enables for ease of depth expansion without Data Contention. • Two Cycle load, Single Cycle Deselect • Asynchronous Output Enable (OE) • Three Pin Burst Control (ADSP, ADSC, ADV) • 3.3V Core Power Supply • 3.3V/2.