Datasheet4U Logo Datasheet4U.com

MT8952B - HDLC Protocol Controller

General Description

The MT8952B HDLC Protocol Controller frames and formats data packets according to X.25 (Level 2) Recommendations from the CCITT.

Applications TEOP C-Channel Interface Transmit FIFO Transmit Logic Zero Insertion Flag/A

Key Features

  • Formats data as per X.25 (CCITT) level-2 standards Go-Ahead sequence generation and detection Single byte address recognition Microprocessor port and directly accessible registers for flexible operation and control 19 byte FIFO in both send and receive paths Handshake signals for multiplexing data links High speed serially clocked output (2.5 Mbps) ST-BUS compatibility with programmable channel selection for data and.

📥 Download Datasheet

Datasheet Details

Part number MT8952B
Manufacturer Mitel Networks Corporation
File Size 397.08 KB
Description HDLC Protocol Controller
Datasheet download datasheet MT8952B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MT8952B HDLC Protocol Controller Zarlink Semiconductor
MT8910 Digital Subscriber Line Interface Circuit Mitel Semiconductor
MT8910AC Digital Subscriber Line Interface Circuit Mitel Semiconductor
MT8930B Subscriber Network Interface Circuit Mitel Networks
MT8930C Subscriber Network Interface Circuit Mitel Networks

Other Datasheets by Mitel Networks Corporation

Part Number Description
MT8950 ISO-CMOS ST-BUS FAMILY Data Codec
MT8910-1 CMOS ST-BUS FAMILY Digital Subscriber Line Interface Circuit
MT8920B ST-BUS Parallel Access Circuit
MT8924 PCM Conference Circuit (PCC) Preliminary Information
MT8926 T1 Performance Monitoring Adjunct Circuit

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
® ISO-CMOS ST-BUS™ FAMILY MT8952B HDLC Protocol Controller Features • • • • • • • • Formats data as per X.25 (CCITT) level-2 standards Go-Ahead sequence generation and detection Single byte address recognition Microprocessor port and directly accessible registers for flexible operation and control 19 byte FIFO in both send and receive paths Handshake signals for multiplexing data links High speed serially clocked output (2.