PDSP16488AMAACBR Datasheet PDF (Single Chip 2D Convolver with Integral Line Delays) | Download Mitel Networks Corporation PDSP16488AMAACBR

PDSP16488AMAACBR - Single Chip 2D Convolver with Integral Line Delays

Description

Pixel data input to the first line delay.

[most significant byte in 16 bit mode] Pixel data input to the second group of line delays.

[least significant byte in 16bit mode].

Features

I I I I I I I I I The PDSP16488A is a fully compatible replacement for the PDSP16488 8 or 16 bit pixels with rates up to 40 MHz Window sizes up to 8 x 8 with a single device Eight internal line delays Supports interlace and frame to frame operations Coefficients supplied from an EPROM or remote host Expandable in both X and Y for larger windows Gain control and pixel output manipulation 132 pin QFP A B C JAN1997 D Rev Date NOTE MAR 1993 JUL 1996 Polyimide is used as an inter-layer dielectric.

Datasheet Details

Part number	PDSP16488AMAACBR
Manufacturer	Mitel Networks Corporation
File Size	237.51 KB
Description	Single Chip 2D Convolver with Integral Line Delays
Datasheet	PDSP16488AMAACBR Datasheet
Additional preview pages of the PDSP16488AMAACBR datasheet.

📁 Similar Datasheet

PDSP16488AMA - Single Chip 2D Convolver (Zarlink Semiconductor)

PDSP16488A - Single Chip 2D Convolver (Zarlink Semiconductor)

PDSP1601 - ALU and Barrel Shifter (Zarlink Semiconductor)

PDSP1601A - ALU and Barrel Shifter (Zarlink Semiconductor)

PDSP16112 - 16 X 12 BIT COMPLEX MULTIPLIER (Zarlink Semiconductor)

PDSP16112A - 16 X 12 BIT COMPLEX MULTIPLIER (Zarlink Semiconductor)

PDSP16116 - 16 by 16 Bit Complex Multiplier (Zarlink Semiconductor)

PDSP16116A - 16 by 16 Bit Complex Multiplier (Zarlink Semiconductor)

PDSP16116MC - 16 by 16 Bit Complex Multiplier (Zarlink Semiconductor)

PDSP16256 - Programmable FIR Filter (Zarlink Semiconductor)

Full PDF Text Transcription

Click to expand full text

PDSP16488A MA PDSP16488A MA Single Chip 2D Convolver with Integral Line Delays Supersedes January 1997 version, DS3742 - 3.1 DS3742 - 4.0 January 2000 The PDSP16488A is a fully integrated, application specific, image processing device. It performs a two dimensional convolution between the pixels within a video window and a set of stored coefficients. An internal multiplier accumulator array can be multi-cycled at double or quadruple the pixel clock rate. This then gives the window size options listed in Table 1. An internal 32k bit RAM can be configured to provide either four or eight line delays. The length of each delay can be programmed to the users requirement, up to a maximum of 1024 pixels per line.

Published: Mar 22, 2005 |