Datasheet4U Logo Datasheet4U.com

M5M29GT160BVP - 16 /777 /216-BIT (2097 /152-WORD BY 8-BIT / 1048 /576-WORD BY16-BIT)CMOS 3.3V-ONLY / BLOCK ERASE FLASH MEMORY

Datasheet Summary

Description

The MITSUBISHI Mobile FLASH M5M29GB/T160BVP are 3.3V-only high speed 16,777,216-bit CMOS boot block Flash Memories with alternating BGO (Back Ground Operation) feature.

Features

  • Organization 1048,576 word x 16bit 2,097,152 word x 8 bit Boot Block M5M29GB160BVP Bottom Boot M5M29GT160BVP Top Boot Other Functions Soft Ware Command Control Selective Block Lock Erase Suspend/Resume Program Suspend/Resume Status Register Read Alternating Back Ground Program/Erase Operation Between Bank(I) and Bank(II) Package 48-Lead, 12mm x 20mm TSOP (type-I) VCC = 2.7~3.6V Supply voltage Access time 80ns (Vcc=3.3V+/-0.3V) 90ns (Vcc=2.7~3.6V) Power Dissipation 54 mW (Max. at 5MHz).

📥 Download Datasheet

Datasheet preview – M5M29GT160BVP

Datasheet Details

Part number M5M29GT160BVP
Manufacturer Mitsubishi
File Size 229.13 KB
Description 16 /777 /216-BIT (2097 /152-WORD BY 8-BIT / 1048 /576-WORD BY16-BIT)CMOS 3.3V-ONLY / BLOCK ERASE FLASH MEMORY
Datasheet download datasheet M5M29GT160BVP Datasheet
Additional preview pages of the M5M29GT160BVP datasheet.
Other Datasheets by Mitsubishi

Full PDF Text Transcription

Click to expand full text
MITSUBISHI LSIs M5M29GB/T160BVP-80 16,777,216-BIT (2097,152-WORD BY 8-BIT / 1048,576-WORD BY16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY DESCRIPTION The MITSUBISHI Mobile FLASH M5M29GB/T160BVP are 3.3V-only high speed 16,777,216-bit CMOS boot block Flash Memories with alternating BGO (Back Ground Operation) feature. The BGO feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank. This BGO feature is suitable for mobile and personal computing, and communication products. The M5M29GB/T160BVP are fabricated by CMOS technology for the peripheral circuits and DINOR(Divided bit line NOR) architecture for the memory cells, and are available in in 48pin TSOP(I) .
Published: |