Datasheet4U Logo Datasheet4U.com

74LS193 - PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER

General Description

The LS192 and LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP / DOWN (Reversable) Counters.

The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams.

Key Features

  • OT.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS193 SYNCHRONOUS 4-BIT UP/DOWN COUNTER Texas Instruments
74LS193 Synchronous 4-Bit Binary Counter Fairchild Semiconductor
74LS193 Synchronous Up/Down 4-bit Binary Counters Hitachi Semiconductor
74LS190 Synchronous Up/Down Decade Counters Hitachi Semiconductor
74LS190 Synchronous Up/Down Counter Texas Instruments

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
74LS190 PRESETTABLE BCD/DECADE UP/DOWN COUNTERS
74LS191 PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS
74LS192 PRESETTABLE BCD/DECADE UP/DOWN COUNTER
74LS194A 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
74LS195 UNIVERSAL 4-BIT SHIFT REGISTER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PRESETTABLE BCD/DECADE UP/DOWN COUNTER PRESETTABLE 4-BIT BINARY UP/DOWN COUNTER The SN54/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.