Datasheet4U Logo Datasheet4U.com

74LS75 - 4-BIT D LATCH

Datasheet Summary

Features

  • complementary Q and Q output from a 4-bit latch and is available in the 16-pin packages. For higher component density.

📥 Download Datasheet

Datasheet preview – 74LS75

Datasheet Details

Part number 74LS75
Manufacturer Motorola
File Size 98.79 KB
Description 4-BIT D LATCH
Datasheet download datasheet 74LS75 Datasheet
Additional preview pages of the 74LS75 datasheet.

📁 Similar Datasheet

  • 74LS75 - Quad Latch (Fairchild Semiconductor)
  • 74LS75 - Quadruple Bistable Latches (Hitachi Semiconductor)
  • 74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
  • 74LS73 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • 74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
  • 74LS73A - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • 74LS74 - LOW-POWER SCHOTTKY (ON Semiconductor)
  • 74LS74 - Dual D-type Positive Edge-triggered Flip-Flops (Hitachi Semiconductor)
  • 74LS74 - Dual D-Type Positive-Edge-Triggered Flip-Flop (Texas Instruments)
  • 74LS74A - Dual Positive-Edge-Triggered D Flip-Flops (National Semiconductor)
Other Datasheets by Motorola
  • 74LS73 - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
  • 74LS74A - DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
  • 74LS76A - DUAL JK FLIP-FLOP
  • 74LS77 - 4-BIT D LATCH LOW-POWER SCHOTTKY
  • 74LS783 - Synchronous Address Multiplexer
  • 74LS00 - QUAD 2-INPUT NAND GATE
  • 74LS01 - QUAD 2-INPUT NAND GATE
  • 74LS04 - HEX INVERTER

Full PDF Text Transcription

Click to expand full text
4-BIT D LATCH The TTL/MSI SN54/ 74LS75 and SN54/ 74LS77 are latches used as temporary storage for binary information between processing units and input /output or indicator units. Information present at a data (D) input is transferred to the Q output when the Enable is HIGH and the Q output will follow the data input as long as the Enable remains HIGH. When the Enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the Enable is permitted to go HIGH. The SN54 / 74LS75 features complementary Q and Q output from a 4-bit latch and is available in the 16-pin packages. For higher component density applications the SN54/ 74LS77 4-bit latch is available in the 14-pin package with Q outputs omitted.
Published: |