MC100E175 Datasheet PDF - Motorola 9-BIT LATCH Specs

MC100E175 - 9-BIT LATCH

This page provides the datasheet information for the MC100E175, a member of the MC10E175 9-BIT LATCH family.

Datasheet Summary

Features

a tenth latched output, ODDPAR, which is formed as the odd parity of the nine data inputs (ODDPAR is HIGH if an odd number of the inputs are HIGH). The E175 can also be used to generate byte parity by using D8 as the parity-type select (L = even parity, H = odd parity), and using ODDPAR as the byte parity output. The LEN pin latches the data when asserted with a logical high and makes the latch transparent when placed at a logic low level.
9-Bit Latch.
Parity Detection/Generat.

Datasheet Details

Part number	MC100E175
Manufacturer	Motorola
File Size	105.93 KB
Description	9-BIT LATCH
Datasheet	MC100E175 Datasheet
Additional preview pages of the MC100E175 datasheet.

📁 Similar Datasheet

MC100E175 - 9-BIT LATCH WITH PARITY (ON Semiconductor)

MC100E171 - 3-BIT 4:1 MULTIPLEXER (ON Semiconductor)

MC100E101 - QUAD 4-INPUT OR/NOR GATE (ON Semiconductor)

MC100E104 - QUINT 2-INPUT AND/NAND GATE (ON Semiconductor)

MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (ON Semiconductor)

MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (ON Semiconductor)

MC100E112 - QUAD DRIVER (ON Semiconductor)

MC100E116 - 5V ECL Quint Differential Line Receiver (ON Semiconductor)

MC100E122 - 9-BIT BUFFER (ON Semiconductor)

MC100E131 - 4-BIT D FLIP-FLOP (ON Semiconductor)

Full PDF Text Transcription

Click to expand full text

MOTOROLA SEMICONDUCTOR TECHNICAL DATA 9ĆBit Latch With Parity The MC10E/100E175 is a 9-bit latch. It also features a tenth latched output, ODDPAR, which is formed as the odd parity of the nine data inputs (ODDPAR is HIGH if an odd number of the inputs are HIGH). The E175 can also be used to generate byte parity by using D8 as the parity-type select (L = even parity, H = odd parity), and using ODDPAR as the byte parity output. The LEN pin latches the data when asserted with a logical high and makes the latch transparent when placed at a logic low level. • 9-Bit Latch • Parity Detection/Generation • 800ps Max. D to Output • Reset • Extended 100E VEE Range of – 4.2V to – 5.

Published: Nov 22, 2016 |