Datasheet4U Logo Datasheet4U.com

MC74F195 - 4-BIT PARALLEL ACCESS SHIFT REGISTER

📥 Download Datasheet

Datasheet preview – MC74F195

Datasheet Details

Part number MC74F195
Manufacturer Motorola
File Size 74.70 KB
Description 4-BIT PARALLEL ACCESS SHIFT REGISTER
Datasheet download datasheet MC74F195 Datasheet
Additional preview pages of the MC74F195 datasheet.

📁 Similar Datasheet

  • MC74 - Serial Digital Temperature Sensor (ON Semiconductor)
  • MC740-430E - 47-Gb/s 4:1 Multiplexer (ETC)
  • MC7400 - N-Channel Enhancement Mode Field Effect Transistor (Freescale)
  • MC74005N - 8-function calculator unit co-operating (ETC)
  • MC74007N - 8-function calculator unit co-operating (ETC)
  • MC7402 - N-Channel MOSFET (Freescale)
  • MC7402F - Quad 2-Input NOR Gate (Motorola Semiconductor)
  • MC7403L - Quad 2-Input NAND Gate (Motorola Semiconductor)
  • MC7403P - Quad 2-Input NAND Gate (Motorola Semiconductor)
  • MC7407 - P-Channel Enhancement Mode Field Effect Transistor (Freescale)
Other Datasheets by Motorola
  • MC74F194 - 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER
  • MC74F10 - TRIPLE 3-INPUT NAND GATE FAST SCHOTTKY TTL
  • MC74F109 - DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP FAST SCHOTTKY TTL
  • MC74F11 - TRIPLE 3-INPUT AND GATE FAST SCHOTTKY TTL
  • MC74F112 - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
  • MC74F1245 - OCTAL BIDIRECTIONAL TRANSCEIVER WITH 3-STATE INPUTS/OUTPUTS
  • MC74F125 - (MC74F125 / MC74F126) 3-STATE QUAD BUFFERS
  • MC74F126 - (MC74F125 / MC74F126) 3-STATE QUAD BUFFERS

Full PDF Text Transcription

Click to expand full text
MC74F195 4-BIT PARALLEL ACCESS SHIFT REGISTER The functional characteristics of the MC74F195 4-Bit Parallel Access Shift Register are indicated in the Logic Diagram and Function Table. The device is useful in a wide variety of shifting, counting, and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers at very high speeds. The MC74F195 operates in two primary modes, shift right (Q0-Q1) and parallel load, which are controlled by the state of the Parallel Enable (PE) input. Serial data enters the first flip-flop (Q0) via the J and K inputs when the PE input is HIGH, and is shifted 1 bit in the direction Q0-Q1-Q2-Q3 following each LOW-to-HIGH clock transition.
Published: |