Datasheet4U Logo Datasheet4U.com

MC74LVQ573 - LOW-VOLTAGE CMOS OCTAL TRANSPARENT LATCH

Features

  • MBAR.

📥 Download Datasheet

Datasheet preview – MC74LVQ573

Datasheet Details

Part number MC74LVQ573
Manufacturer Motorola
File Size 263.93 KB
Description LOW-VOLTAGE CMOS OCTAL TRANSPARENT LATCH
Datasheet download datasheet MC74LVQ573 Datasheet
Additional preview pages of the MC74LVQ573 datasheet.

📁 Similar Datasheet

  • MC74LV594A - 8-Bit Shift Register (ON Semiconductor)
  • MC74LVX00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • MC74LVX02 - Quad 2-Input NOR Gate (ON Semiconductor)
  • MC74LVX04 - Hex Inverter (ON Semiconductor)
  • MC74LVX08 - Quad 2-Input NAND Gate (ON Semiconductor)
  • MC74LVX125 - Quad Bus Buffer (ON Semiconductor)
  • MC74LVX126 - Quad Bus Buffe With 5V Tolerant Inputs (ON Semiconductor)
  • MC74LVX132 - Quad 2-Input NAND Schmitt Trigger (ON Semiconductor)
  • MC74LVX138 - 3-to-8 Line Decoder (ON Semiconductor)
  • MC74LVX139 - Dual 2-to-4 Decoder/Demultiplexer (ON Semiconductor)
Other Datasheets by Motorola
  • MC74LVQ574 - LOW-VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP
  • MC74LVQ541 - LOW-VOLTAGE CMOS OCTAL BUFFER
  • MC74LVQ00 - LOW-VOLTAGE CMOS QUAD 2-INPUT NAND GATE
  • MC74LVQ02 - LOW-VOLTAGE CMOS QUAD 2-INPUT NOR GATE
  • MC74LVQ04 - LOW-VOLTAGE CMOS HEX INVERTER
  • MC74LVQ08 - LOW-VOLTAGE CMOS QUAD 2-INPUT AND GATE
  • MC74LVQ125 - LOW-VOLTAGE CMOS QUAD BUFFER
  • MC74LVQ138 - LOW-VOLTAGE CMOS DECODER/DEMULTIPLEXER

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com MOTOROLA SEMICONDUCTOR TECHNICAL DATA Low-Voltage Quiet CMOS Octal Transparent Latch Flow Through Pinout (3-State, Non-Inverting) MC74LVQ573 The MC74LVQ573 is a high performance, non–inverting octal transparent latch operating from a 2.7 to 3.6V supply. The MC74LVQ573 is suitable for TTL level bus oriented applications where a memory element is required. The MC74LCX573 contains 8 D–type latches with 3–state standard outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH–to–LOW transition of LE.
Published: |