MC88915FN55 - Low Skew CMOS PLL Clock Driver

Description

on page 11).

state phase and frequency lock.

lock is lost or when the PLL_EN pin is low.

Features

Five Outputs (QO.
Q4) with Output.
Output Skew < 500 ps each being phase and frequency locked to the SYNC input.
The phase variation from part.
to.
part between the SYNC and.

Motorola

📥 Download Datasheet

Datasheet Details

Part number	MC88915FN55
Manufacturer	Motorola
File Size	147.04 KB
Description	Low Skew CMOS PLL Clock Driver
Datasheet	MC88915FN55 Datasheet
Additional preview pages of the MC88915FN55 datasheet.

📁 Similar Datasheet

MC8803 - P-Channel MOSFET (FreesCale)
MC8807L - P-Channel MOSFET (FreesCale)
MC885P - Quad 2-Input Expanders (Freescale Semiconductor)
MC8880 - N-Channel 30-V (D-S) MOSFET (Freescale)
MC888P - Dual 3-Input Buffers Non Inverting (Freescale Semiconductor)
MC88A - 8-TUNES 8-KEY MELODY IC (MOSDESIGN)
MC800 - MC800 Series Logic Gate (Motorola Semiconductor)
MC8038E - DC Fan (Mechatronics)
MC8038H - DC Fan (Mechatronics)
MC8038L - DC Fan (Mechatronics)

Other Datasheets by Motorola

MC88915FN55PLCC - Low Skew CMOS PLL Clock Driver
MC88915FN70PLCC - Low Skew CMOS PLL Clock Driver
MC88915 - Low Skew CMOS PLL Clock Driver
MC88915 - LOW SKEW CMOS PLL CLOCK DRIVER
MC88915T - LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN100 - LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN133 - LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN160 - LOW SKEW CMOS PLL CLOCK DRIVER

Full PDF Text Transcription

Click to expand full text

MOTOROLA SEMICONDUCTOR TECHNICAL DATA Low Skew CMOS PLL Clock Driver The MC88915 Clock Driver utilizes phase–locked loop technology to lock its low skew outputs’ frequency and phase onto an input reference clock. It is designed to provide clock distribution for high performance PC’s and workstations. The PLL allows the high current, low skew outputs to lock onto a single clock input and distribute it with essentially zero delay to multiple components on a board. The PLL also allows the MC88915 to multiply a low frequency input clock and distribute it locally at a higher (2X) system frequency. Multiple 88915’s can lock onto a single reference clock, which is ideal for applications when a central system clock must be distributed synchronously to multiple boards (see Figure 7).

Published: Apr 30, 2005 |