Full PDF Text Transcription for MUN5311DW1T1 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
MUN5311DW1T1. For precise diagrams, and layout, please refer to the original PDF.
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Order this document by MUN5311DW1T1/D Dual Bias Resistor Transistors NPN and PNP Silicon Surface Mount Transistors with Monolithic B...
View more extracted text
istors NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. In the MUN5311DW1T1 series, two complementary BRT devices are housed in the SOT–363 package which is ideal for low power surface mount applications where board space is