Datasheet Details
| Part number | SN74LS75 |
|---|---|
| Manufacturer | Motorola Semiconductor (now NXP Semiconductors) |
| File Size | 71.00 KB |
| Description | 4-BIT D LATCH LOW POWER SCHOTTKY |
| Datasheet | SN74LS75_MotorolaInc.pdf |
|
|
Overview: 4-BIT D LATCH The TTL/MSI SN54 / 74LS75 and SN54 / 74LS77 are latches used as temporary storage for binary information between processing units and input /output or indicator units. Information present at a data (D) input is transferred to the Q output when the Enable is HIGH and the Q output will follow the data input as long as the Enable remains HIGH. When the Enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the Enable is permitted to go HIGH.
| Part number | SN74LS75 |
|---|---|
| Manufacturer | Motorola Semiconductor (now NXP Semiconductors) |
| File Size | 71.00 KB |
| Description | 4-BIT D LATCH LOW POWER SCHOTTKY |
| Datasheet | SN74LS75_MotorolaInc.pdf |
|
|
|
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
 |
SN74LS75 | 4-BIT BISTABLE LATCHE | Texas Instruments |
| Part Number | Description |
|---|---|
| SN74LS73A | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP |
| SN74LS748 | 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS |
| SN74LS74A | DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP |
| SN74LS76A | Dual JK Filp-Flop |
| SN74LS77 | 4-BIT D LATCH LOW POWER SCHOTTKY |
| SN74LS795 | TRI-STATE OCTAL BUFFERS |
| SN74LS796 | TRI-STATE OCTAL BUFFERS |
| SN74LS797 | TRI-STATE OCTAL BUFFERS |
| SN74LS798 | TRI-STATE OCTAL BUFFERS |
| SN74LS00 | QUAD 2-INPUT NAND GATE |