UPB426-2 Datasheet PDF - NEC 4K-BIT BIPOLAR TTL PROGRAMMABLE READ ONLY MEMORY Specs

UPB426-2 - 4K-BIT BIPOLAR TTL PROGRAMMABLE READ ONLY MEMORY

This page provides the datasheet information for the UPB426-2, a member of the UPB406 4K-BIT BIPOLAR TTL PROGRAMMABLE READ ONLY MEMORY family.

Datasheet Summary

Description

The IlPB406 and IlPB426 are high-speed, electrically programmable, fully-decoded 4096-bit TTL read-only memories.

enable inputs and open-collector/three-state outputs allow easy expansion of memory capacity.

Features

1024 WORD X 4 BIT Organization (Fully Decoded).
TTL Interface.
Fast Read Access Time: 50 ns max. (IlPB406-2, IlPB426.
2).
Medium Power Consumption: 500 mW TYP.
Two Chip Select Inputs for Memory Expansion.
Open-Collector Output (IlPB406)/Three-State Outputs (Il PB426).
Ceramic and Plastic lS-Lead Dual In-Line Packages.
Fast Programming Time: 2.

Datasheet Details

Part number	UPB426-2
Manufacturer	NEC
File Size	208.65 KB
Description	4K-BIT BIPOLAR TTL PROGRAMMABLE READ ONLY MEMORY
Datasheet	UPB426-2 Datasheet
Additional preview pages of the UPB426-2 datasheet.

📁 Similar Datasheet

UPB451616T - SMD Multilayer Ferrite Chip Beads (Chilisin Electronics)

UPB453215T - SMD Multilayer Ferrite Chip Beads (Chilisin Electronics)

UPB100505T - SMD Multilayer Ferrite Chip Beads (Chilisin Electronics)

UPB1007K - PLL FREQUENCY SYNTHESIZER (ETC)

UPB1008K - LOW POWER GPS RF RECEIVER (CEL)

UPB1508GV - 3.0 GHz DIVIDE BY 2 PRESCALER (CEL)

UPB1512TU - INPUT DIVIDE BY 8 PRESCALER (CEL)

UPB1513TU - FOR SATELLITE COMMUNICATIONS DIVIDE BY 4 PRESCALER IC (CEL)

UPB1514TU - INPUT DIVIDE BY 8 PRESCALER IC (CEL)

UPB160808T - SMD Multilayer Ferrite Chip Beads (Chilisin Electronics)

Full PDF Text Transcription

Click to expand full text

NEe Microcomputers, Inc. 4098-BIT BIPOLAR TTL PROGRAMMABLE READ ONLY MEMORY NEe JLPB406 JLPB426 JLPB406-1 JLPB426-1 JL PB406-2 JL PB426-2 DESCRIPTION The IlPB406 and IlPB426 are high-speed, electrically programmable, fully-decoded 4096-bit TTL read-only memories. On-chip address decoding, two chip·enable inputs and open-collector/three-state outputs allow easy expansion of memory capacity. The IlPB406 and IlPB426 are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading. FEATURES • 1024 WORD X 4 BIT Organization (Fully Decoded) • TTL Interface • Fast Read Access Time: 50 ns max. (IlPB406-2, IlPB426·2) • Medium Power Consumption: 500 mW TYP.

Published: Feb 24, 2017 |