Datasheet4U Logo Datasheet4U.com

UPD8255A-5 - PROGRAMMABLE PERIPHERAL INTERFACES

This page provides the datasheet information for the UPD8255A-5, a member of the UPD8255 PROGRAMMABLE PERIPHERAL INTERFACES family.

Datasheet Summary

Description

The 3-state, bidirectional, eight bit Data Bus Buffer (DO-D71 of the .uPD8255 and .uPD8255A-5 can be directly interfaced to the processor's system Data Bus (DO-D7)The Data Bus Buffer is controlled by execution of IN and OUT instructions by the processor.

Features

  • unique to each of the ports. Port A = An 8-bit data output latch/buffer and data input latch. Port B = An 8-bit data input/output latch/buffer and an 8-bit data input buffer.

📥 Download Datasheet

Datasheet preview – UPD8255A-5

Datasheet Details

Part number UPD8255A-5
Manufacturer NEC
File Size 374.28 KB
Description PROGRAMMABLE PERIPHERAL INTERFACES
Datasheet download datasheet UPD8255A-5 Datasheet
Additional preview pages of the UPD8255A-5 datasheet.
Other Datasheets by NEC

Full PDF Text Transcription

Click to expand full text
NEe Microcomputers, Inc. NE'C fLPD8255 fLPD8255A·5 PROGRAMMABLE PERIPHERAL INTERFACES D ESCR I PTI ON The IlPD8255 and IlPD8255A-5 are general purpose programmable INPUT/OUTPUT devices designed for use with the 8080A/8085A microprocessors. Twenty-four (24) I/O lines may be programmed in two groups of twelve (group I and group II) and used in three modes of operation. In the Basic mode, (MODE 0), each group of twelve I/O pins may be programmed in sets of 4 to be iniJut or output. In the Strobed mode, (MODE 1), each group may be programmed to have 8 lines of input or output. Three of the remaining four pins in each group are used for handshaking strobes and interrupt control signals.
Published: |