Datasheet4U Logo Datasheet4U.com

74LVC1G74 - Single D-type flip-flop

General Description

The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (SD) and (RD) inputs, and complementary Q and Q outputs.

This device is fully specified for partial power-down applications using IOFF.

Key Features

  • s s s s Wide supply voltage range from 1.65 V to 5.5 V 5 V tolerant inputs for interfacing with 5 V logic High noise immunity Complies with JEDEC standard: x JESD8-7 (1.65 V to 1.95 V) x JESD8-5 (2.3 V to 2.7 V) x JESD8-B/JESD36 (2.7 V to 3.6 V) ±24 mA output drive (VCC = 3.0 V) ESD protection: x HBM EIA/JESD22-A114E exceeds 2000 V x MM EIA/JESD22-A115-A exceeds 200 V CMOS low power consumption Latch-up performance exceeds 250 mA Direct interface with TTL levels Inputs accept voltages up to 5 V.

📥 Download Datasheet

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
nexperia Logo 74LVC1G74 Single D-type flip-flop nexperia
nexperia Logo 74LVC1G74-Q100 Single D-type flip-flop nexperia

More Datasheets from NXP Semiconductors

Part Number Description
74LVC1G79 Single D-type flip-flop positive-edge trigger
74LVC1G125 Bus buffer/line driver
74LVC1G157 Single 2-input multiplexer
74LVC1G175 Single D-type flip-flop
74LVC1G3157 2-channel analog multiplexer/demultiplexer
74LVC1G38 2-input NAND gate
74LVC1G386 3-input EXCLUSIVE-OR gate
74LVC1G86 2-input EXCLUSIVE-OR gate
74LVC1G99 Ultra-configurable multiple function gate
74LVC16244A 16-bit buffer/line driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC1G74 Rev. 05 — 9 August 2007 www.DataSheet4U.com Single D-type flip-flop with set and reset; positive edge trigger Product data sheet 1. General description The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (SD) and (RD) inputs, and complementary Q and Q outputs. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing damaging backflow current through the device when it is powered down. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse.