74LVC2G74 datasheet by NXP Semiconductors.
| Part number | 74LVC2G74 |
|---|---|
| Datasheet | 74LVC2G74_NXPSemiconductors.pdf |
| File Size | 153.62 KB |
| Manufacturer | NXP Semiconductors |
| Description | Single D-type flip-flop |
|
|
The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and plementary Q and Q outputs. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing damaging backflow current through the device when it is powered down.
View 74LVC2G74 datasheet index
| Brand Logo | Part Number | Description | Other Manufacturers |
|---|---|---|---|
 |
74LVC2G74 | Single D-type flip-flop | nexperia |
|
74LVC2G74-Q100 | Single D-type flip-flop | nexperia |
View all NXP Semiconductors datasheets
| Part Number | Description |
|---|---|
| 74LVC2G240 | Dual inverting buffer/line driver |
| 74LVC2G241 | Dual buffer/line driver |
| 74LVC16244A | 16-bit buffer/line driver |
| 74LVC1G125 | Bus buffer/line driver |
| 74LVC1G157 | Single 2-input multiplexer |
| 74LVC1G175 | Single D-type flip-flop |
| 74LVC1G3157 | 2-channel analog multiplexer/demultiplexer |
| 74LVC1G38 | 2-input NAND gate |
| 74LVC1G386 | 3-input EXCLUSIVE-OR gate |
| 74LVC1G74 | Single D-type flip-flop |
