Datasheet4U Logo Datasheet4U.com

74LVC2G74 - Single D-type flip-flop

General Description

The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs.

Key Features

  • Wide supply voltage range from 1.65 V to 5.5 V.
  • Overvoltage tolerant inputs to 5.5 V.
  • High noise immunity.
  • Complies with JEDEC standard:.
  • JESD8-7 (1.65 V to 1.95 V).
  • JESD8-5 (2.3 V to 2.7 V).
  • JESD8-B/JESD36 (2.7 V to 3.6 V).
  • ±24 mA output drive (VCC = 3.0 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • CMOS low power consumption.
  • Latch-up per.

📥 Download Datasheet

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
NXP Semiconductors Logo 74LVC2G74 Single D-type flip-flop NXP Semiconductors

More Datasheets from Nexperia

Part Number Description
74LVC2G74-Q100 Single D-type flip-flop
74LVC2G00 Dual 2-input NAND gate
74LVC2G00-Q100 Dual 2-input NAND gate
74LVC2G02 Dual 2-input NOR gate
74LVC2G02-Q100 Dual 2-input NOR gate
74LVC2G04 Dual inverter
74LVC2G04-Q100 Dual inverter
74LVC2G06 Inverters
74LVC2G06-Q100 Inverters
74LVC2G07 Buffers

Full PDF Text Transcription for 74LVC2G74 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for 74LVC2G74. For precise diagrams, tables, and layout, please refer to the original PDF.

View original datasheet text
74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 14 — 27 August 2021 Product data sheet 1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs, and complementary Q and Q outputs. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q output. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.