NPIC6C4894 Datasheet PDF (Power logic 12-bit shift register) | Download NXP Semiconductors NPIC6C4894

NPIC6C4894 - Power logic 12-bit shift register

Datasheet Summary

Description

The NPIC6C4894 is a 12-stage serial shift register.

It has a storage latch associated with each stage for strobing data from the serial input (D) to the parallel open-drain outputs (QP0 to QP11).

Data is shifted on positive-going clock (CP) transitions.

Features

Specified from 40 C to +125 C.
Low RDSon.
12 Power EDNMOS transistor outputs of 100 mA continuous current.
250 mA current limit capability.
Output clamping voltage 33 V.
30 mJ avalanche energy capability.
Low power consumption.
Latch-up performance exceeds 100 mA per JESD 78 Class II level A.
ESD protection:.
HBM JS-2011 Class 2 exceeds 2500 V.
CDM JESD22-C101E exceeds 1000 V NXP Semiconductors NPIC6C4894 Power logic 12-bit shift regis.

Datasheet Details

Part number	NPIC6C4894
Manufacturer	NXP Semiconductors
File Size	220.83 KB
Description	Power logic 12-bit shift register
Datasheet	NPIC6C4894 Datasheet
Additional preview pages of the NPIC6C4894 datasheet.

📁 Similar Datasheet

NPIC6C4894 - Power logic 12-bit shift register (nexperia)

NPIC6C4894-Q100 - Power logic 12-bit shift register (nexperia)

NPIC6C595 - Power logic 8-bit shift register (NXP)

NPIC6C595 - Power logic 8-bit shift register (nexperia)

NPIC6C595-Q100 - Power logic 8-bit shift register (nexperia)

NPIC6C596 - Power logic 8-bit shift register (NXP)

NPIC6C596 - Power logic 8-bit shift register (nexperia)

NPIC6C596-Q100 - Power logic 8-bit shift register (nexperia)

NPIC6C596A - Power logic 8-bit shift register (NXP)

NPIC6C596A - Power logic 8-bit shift register (nexperia)

Full PDF Text Transcription

Click to expand full text

NPIC6C4894 Power logic 12-bit shift register; open-drain outputs Rev. 1 — 17 April 2014 Product data sheet 1. General description The NPIC6C4894 is a 12-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input (D) to the parallel open-drain outputs (QP0 to QP11). Data is shifted on positive-going clock (CP) transitions. The data in each shift register stage is transferred to the storage register when the latch enable (LE) input is HIGH. Data in the storage register drives the gate of the output extended-drain NMOS transistor whenever the output enable input (OE) is HIGH. A LOW on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the registers.

Published: Jan 31, 2016 |