Download NPIC6C4894 Datasheet PDF
NPIC6C4894 page 2
Page 2
NPIC6C4894 page 3
Page 3

NPIC6C4894 Description

The NPIC6C4894 is a 12-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input (D) to the parallel open-drain outputs (QP0 to QP11). Data is shifted on positive-going clock (CP) transitions.

NPIC6C4894 Key Features

  • Specified from 40 C to +125 C
  • Low RDSon
  • 12 Power EDNMOS transistor outputs of 100 mA continuous current
  • 250 mA current limit capability
  • Output clamping voltage 33 V
  • 30 mJ avalanche energy capability
  • Low power consumption
  • Latch-up performance exceeds 100 mA per JESD 78 Class II level A
  • ESD protection
  • HBM JS-2011 Class 2 exceeds 2500 V

NPIC6C4894 Applications

  • Specified from 40 C to +125 C