Datasheet4U Logo Datasheet4U.com

PX1011B - PCI Express stand-alone X1 PHY

General Description

The PX1011B is a high-performance, low-power, single-lane PCI Express electrical PHYsical layer (PHY) that handles the low level PCI Express protocol and signaling.

The PX1011B PCI Express PHY is compliant to the PCI Express Base Specification, Rev.

1.0a, and Rev.

Key Features

  • 2.1 PCI Express interface.
  • Compliant to PCI Express Base Specification 1.1.
  • Single PCI Express 2.5 Gbit/s lane.
  • Data and clock recovery from serial stream.
  • Serializer and De-serializer (SerDes).
  • Receiver detection.
  • 8b/10b coding and decoding, elastic buffer and word alignment.
  • Supports loopback.
  • Supports direct disparity control for use in transmitting compliance pattern.
  • Supports lane polarity inversion.
  • Low jitter and Bit Error Rate (BER) 2.2 P.

📥 Download Datasheet

Full PDF Text Transcription for PX1011B (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for PX1011B. For precise diagrams, and layout, please refer to the original PDF.

PX1011B PCI Express stand-alone X1 PHY Rev. 6 — 27 June 2011 Product data sheet 1. General description The PX1011B is a high-performance, low-power, single-lane PCI Expre...

View more extracted text
on The PX1011B is a high-performance, low-power, single-lane PCI Express electrical PHYsical layer (PHY) that handles the low level PCI Express protocol and signaling. The PX1011B PCI Express PHY is compliant to the PCI Express Base Specification, Rev. 1.0a, and Rev. 1.1. The PX1011B includes features such as Clock and Data Recovery (CDR), data serialization and de-serialization, 8b/10b encoding, analog buffers, elastic buffer and receiver detection, and provides superior performance to the Media Access Control (MAC) layer devices. The PX1011B is a 2.5 Gbit/s PCI Express PHY with 8-bit data PXPIPE interface.