Datasheet4U Logo Datasheet4U.com

74ABT823 - 9-bit D-type flip-flop

General Description

The 74ABT823 Bus interface Register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.

Key Features

  • High speed parallel registers with positive edge-triggered D-type flip-flops.
  • Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors.
  • Output capability: +64mA/.
  • 32mA.
  • Latch-up protection exceeds 500mA per Jedec Std 17.
  • ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model.
  • Power-up 3-State.
  • Power-up Reset.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ABT899 9-Bit Latchable Transceiver Fairchild Semiconductor
74ABT00 Quad 2-input NAND gate Philips
74ABT00 Quad 2-input NAND gate nexperia
74ABT04 Hex inverter Philips
74ABT04 Hex inverter nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74ABT821 10-bit D-type flip-flop
74ABT827 10-bit buffer/line driver
74ABT833 Octal transceiver
74ABT834 Octal inverting transceiver
74ABT841 10-bit bus interface latch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Philips Semiconductors 9-bit D-type flip-flop with reset and enable (3-State) Product specification 74ABT823 FEATURES • High speed parallel registers with positive edge-triggered D-type flip-flops • Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors • Output capability: +64mA/–32mA • Latch-up protection exceeds 500mA per Jedec Std 17 • ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model • Power-up 3-State • Power-up Reset DESCRIPTION The 74ABT823 Bus interface Register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.