Datasheet4U Logo Datasheet4U.com

74ABTH16899 - 18-bit latched transceiver

Download the 74ABTH16899 datasheet PDF (74ABTH included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 18-bit latched transceiver.

Description

The 74ABT/H16899 has three principal modes of operation which are outlined below.

All modes apply to both the A-to-B and B-to-A directions.

Features

  • Symmetrical (A and B bus functions are identical).
  • Selectable generate parity or ”feed-through” parity for A-to-B and B-to-A directions Parity error checking of the A and B bus latches is continuously provided with ERRA and ERRB, even with both buses in 3-State. The 74ABT/H16899 features independent latch enables for the A and B bus latches, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.
  • Independent transparent latches.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74ABTH-16899.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

  • 74ABTH162245A - 16-bit bus transceiver (nexperia)
  • 74ABT00 - Quad 2-input NAND gate (Philips)
  • 74ABT00 - Quad 2-input NAND gate (nexperia)
  • 74ABT04 - Hex inverter (Philips)
  • 74ABT04 - Hex inverter (nexperia)
  • 74ABT04D - Hex inverter (nexperia)
  • 74ABT08 - Quad 2-input AND gate (Philips)
  • 74ABT08 - Quad 2-input AND gate (nexperia)
  • 74ABT08D - Quad 2-input AND gate (nexperia)
  • 74ABT125 - Quad Buffer (Fairchild Semiconductor)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS www.DataSheet4U.net 74ABT16899 74ABTH16899 18-bit latched transceiver with 16-bit parity generator/checker (3-State) Product specification Supersedes data of 1997 Mar 28 IC23 Data Handbook 1998 Feb 25 Philips Semiconductors Philips Semiconductors Product specification 18-bit latched transceiver with 16-bit parity generator/checker (3-State) 74ABT16899 74ABTH16899 FEATURES • Symmetrical (A and B bus functions are identical) • Selectable generate parity or ”feed-through” parity for A-to-B and B-to-A directions Parity error checking of the A and B bus latches is continuously provided with ERRA and ERRB, even with both buses in 3-State.
Published: |