Datasheet4U Logo Datasheet4U.com

74ALS74A - Dual D-type flip-flop

Datasheet Summary

Description

The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs.

Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock input.

Features

  • personal injury. Philips Semiconductors and Philips Electronics North.

📥 Download Datasheet

Datasheet preview – 74ALS74A

Datasheet Details

Part number 74ALS74A
Manufacturer NXP
File Size 50.48 KB
Description Dual D-type flip-flop
Datasheet download datasheet 74ALS74A Datasheet
Additional preview pages of the 74ALS74A datasheet.

📁 Similar Datasheet

  • 74ALS00A - Quadruple 2-Input Positive-NAND Gates (Texas Instruments)
  • 74ALS04B - Hex inverter (Philips)
  • 74ALS04B - DM74ALS04B (Fairchild Semiconductor)
  • 74ALS04B - Hex Inverters (Texas Instruments)
  • 74ALS08 - Quadruple 2-Input Positive-AND Gates (Texas Instruments)
  • 74ALS09 - Quad 2-Input AND Gate (Fairchild Semiconductor)
  • 74ALS1005 - Hex Inverting Drivers (AVG)
  • 74ALS1035 - Hex Non-Inverting Driver (Fairchild Semiconductor)
  • 74ALS125 - Quad 3-STATE Buffer (Fairchild Semiconductor)
  • 74ALS133 - 13-Input NAND Gate (Fairchild Semiconductor)
Other Datasheets by NXP
  • 74ALS00A - Quad 2-Input NAND gate
  • 74ALS02 - Quad 2-Input NOR gate
  • 74ALS08 - Quad 2-Input AND gate
  • 74ALS109A - Dual J-K positive edge-triggered flip-flop
  • 74ALS10A - Triple 3-Input NAND gate
  • 74ALS112A - Dual J-K negative edge-triggered flip-flop
  • 74ALS11A - Triple 3-Input AND gate
  • 74ALS138 - 1-of-8 decoder/demultiplexer

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74ALS74A Dual D-type flip-flop with set and reset Product specification IC05 Data Handbook 1996 Jul 01 Philips Semiconductors Philips Semiconductors Product specification Dual D-type flip-flop with set and reset 74ALS74A DESCRIPTION The 74ALS74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active-Low inputs and operate independently of the clock input. When set and reset are inactive (High), data at the D input is transferred to the Q and Q outputs on the Low-to-High transition of the clock. Data must be stable just one setup time prior to the Low-to-High transition of the clock for predictable operation.
Published: |