Download 74ALVC125 Datasheet PDF
74ALVC125 page 2
Page 2
74ALVC125 page 3
Page 3

74ALVC125 Description

74ALVC125 The 74ALVC125 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS patible TTL families. Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times. The 74ALVC125 consists of four non-inverting buffer/line drivers with 3-state outputs.

74ALVC125 Key Features

  • Wide supply voltage range from 1.65 to 3.6 V
  • 3.6 V tolerant inputs/outputs
  • CMOS low power consumption
  • Direct interface with TTL levels (2.7 to 3.6 V)
  • Power-down mode
  • Latch-up performance exceeds 250 mA