Download 74ALVC162835A Datasheet PDF
74ALVC162835A page 2
Page 2
74ALVC162835A page 3
Page 3

74ALVC162835A Description

The 74ALVC162835A is an 18-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). When LE is HIGH, the A to Y data flow is transparent.

74ALVC162835A Key Features

  • Wide supply voltage range of 1.2 V to 3.6 V
  • plies with JEDEC standard no. 8-1A
  • CMOS low power consumption
  • Direct interface with TTL levels
  • Current drive ± 12 mA at 3.0 V
  • MULTIBYTETM flow-through standard pin-out architecture
  • Low inductance multiple VCC and GND pins for minimum noise