Datasheet4U Logo Datasheet4U.com

74ALVC74 - Dual D-type flip-flop

Datasheet Summary

Description

The 74ALVC74 is a dual positive-edge triggered, D-type flip-flop with individual data (D), clock (CP), set (SD) and reset (RD) inputs and complementary Q and Q outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

Features

  • Wide supply voltage range from 1.65 to 3.6 V.
  • Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).
  • 3.6 V tolerant inputs/outputs.
  • CMOS low power consumption.
  • Direct interface with TTL levels (2.7 to 3.6 V).
  • Power-down mode.
  • Latch-up performance exceeds 250 mA.
  • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V. QUICK.

📥 Download Datasheet

Datasheet preview – 74ALVC74

Datasheet Details

Part number 74ALVC74
Manufacturer NXP
File Size 103.40 KB
Description Dual D-type flip-flop
Datasheet download datasheet 74ALVC74 Datasheet
Additional preview pages of the 74ALVC74 datasheet.

📁 Similar Datasheet

  • 74ALVC74 - Dual D-type flip-flop (nexperia)
  • 74ALVC74BQ - Dual D-type flip-flop (nexperia)
  • 74ALVC74D - Dual D-type flip-flop (nexperia)
  • 74ALVC74PW - Dual D-type flip-flop (nexperia)
  • 74ALVC00 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74ALVC00 - Low Voltage Quad 2-Input NAND Gate (ON Semiconductor)
  • 74ALVC00 - Quad 2-input NAND gate (nexperia)
  • 74ALVC00-Q100 - Quad 2-input NAND gate (nexperia)
  • 74ALVC02 - Quad 2-input NOR gate (nexperia)
  • 74ALVC04 - Hex inverter (Philips)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET 74ALVC74 Dual D-type flip-flop with set and reset; positive-edge trigger Product specification Supersedes data of 2003 Jan 24 2003 May 26 Philips Semiconductors Product specification Dual D-type flip-flop with set and reset; positive-edge trigger FEATURES • Wide supply voltage range from 1.65 to 3.6 V • Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V). • 3.6 V tolerant inputs/outputs • CMOS low power consumption • Direct interface with TTL levels (2.7 to 3.6 V) • Power-down mode • Latch-up performance exceeds 250 mA • ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C.
Published: |