Datasheet4U Logo Datasheet4U.com

74ALVCH32973 - 16-bit bus transceiver and transparant D-type latch

General Description

The 74ALVCH32973 is a 16-bit bus transceiver and transparent D-type latch with 8 independent buffers with bus hold inputs and 3-state outputs.

Key Features

  • direction (1DIR, 2DIR), latch enable (1LOE, 2LOE), transceiver output enable (1TOE, 2TOE) and latch enable (1LE, 2LE) control inputs; four 8-bit transceiver ports (1An, 2An & 1Bn, 2Bn); two 8-bit D-type latch output ports (1Qn, 2Qn) and an 8-bit buffer with data inputs Dn and outputs Yn. The configuration of the control pins allows the device to be used as one 8-bit buffer, two 8-bit transceivers, and two 8-bit latches or one 8-bit buffer, one 16-bit transceiver and one 16-bit latch. The 8-bit b.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74ALVCH32973 16-bit bus transceiver and transparant D-type latch nexperia
74ALVCH32973EC 16-bit bus transceiver and transparant D-type latch nexperia
74ALVCH32245 LOW VOLTAGE CMOS 32-BIT BUS TRANSCEIVER STMicroelectronics
74ALVCH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver Fairchild Semiconductor
74ALVCH162244 Low Voltage 16-Bit Buffer/Line Driver Fairchild Semiconductor

Other Datasheets by NXP Semiconductors

Part Number Description
74ALVCH32501 36-bit universal bus transceiver
74ALVCH162244 16-bit buffer/line driver
74ALVCH162245 16-bit bus transceiver
74ALVCH16244 2.5V/3.3V 16-bit buffer/line driver
74ALVCH16245 16-bit transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74ALVCH32973 16-bit bus transceiver and transparant D-type latch with 8 independent buffers Rev. 3 — 17 January 2013 Product data sheet 1. General description The 74ALVCH32973 is a 16-bit bus transceiver and transparent D-type latch with 8 independent buffers with bus hold inputs and 3-state outputs. It features direction (1DIR, 2DIR), latch enable (1LOE, 2LOE), transceiver output enable (1TOE, 2TOE) and latch enable (1LE, 2LE) control inputs; four 8-bit transceiver ports (1An, 2An & 1Bn, 2Bn); two 8-bit D-type latch output ports (1Qn, 2Qn) and an 8-bit buffer with data inputs Dn and outputs Yn.