Datasheet4U.com

74AUP2G126 - Low-power dual buffer/line driver

Product Overview

NXP

📥 Download Datasheet

74AUP2G126 Low-power dual buffer/line driver by NXP - Datasheet Preview — Datasheet preview – 74AUP2G126

Datasheet Details

Part number	74AUP2G126
Manufacturer	NXP
File Size	183.99 KB
Description	Low-power dual buffer/line driver
Datasheet	74AUP2G126 Datasheet
Additional preview pages of the 74AUP2G126 datasheet.

Product details

Description

The 74AUP2G126 provides the dual non-inverting buffer/line driver with 3-state output.

The 3-state output is controlled by the output enable input (nOE).

A LOW level at pin nOE causes the output to assume a high-impedance OFF-state.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
High noise immunity.
Complies with JEDEC standards:.
JESD8-12 (0.8 V to 1.3 V).
JESD8-11 (0.9 V to 1.65 V).
JESD8-7 (1.2 V to 1.95 V).
JESD8-5 (1.8 V to 2.7 V).
JESD8-B (2.7 V to 3.6 V).
ESD protection:.
HBM JESD22-A114F Class 3A exceeds 5000 V.
MM JESD22-A115-A exceeds 200 V.
CDM JESD22-C101E exceeds 1000 V.
Low static power consumption; ICC = 0.9 A (maximum).
Latch-up performa.

📁 Similar Datasheet

74AUP2G126 - DUAL 3-STATE BUFFER (Diodes)
74AUP2G126 - Low-power dual buffer/line driver (nexperia)
74AUP2G125 - DUAL 3-STATE BUFFER (Diodes)
74AUP2G125 - Low-power dual buffer/line driver (NXP Semiconductors)
74AUP2G125 - Low-power dual buffer/line driver (nexperia)
74AUP2G132 - Low-power dual 2-input NAND Schmitt trigger (nexperia)
74AUP2G14 - DUAL SCHMITT TRIGGER INVERTERS (Diodes)
74AUP2G14 - Low-power dual Schmitt trigger inverter (nexperia)

Other Datasheets by NXP

74AUP2G00 - Low-power dual 2-input NAND gate
74AUP2G02 - Low-power Dual 2-input NOR Gate
74AUP2G04 - Low-power dual inverter
74AUP2G08 - Low Power Dual 2-Input AND Gate
74AUP2G241 - Low-power Dual Buffer/line Driver
74AUP2G32 - Low-power Dual 2-input OR Gate

Published: Jun 21, 2007 |