Datasheet4U Logo Datasheet4U.com

74HC193 - Presettable synchronous 4-bit binary up/down counter

Datasheet Summary

Description

The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter.

Separate up/down clocks, CPU and CPD respectively, simplify operation.

The outputs change state synchronously with the LOW-to-HIGH transition of either clock input.

Features

  • Input levels:.
  • For 74HC193: CMOS level.
  • For 74HCT193: TTL level.
  • Synchronous reversible 4-bit binary counting.
  • Asynchronous parallel load.
  • Asynchronous reset.
  • Expandable without external logic.
  • Complies with JEDEC standard no. 7A.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V. NXP Semiconductors 74HC193; 74HCT193 Presettable synchronous 4-bit binary up/down counter.
  • Multiple package options.
  • S.

📥 Download Datasheet

Datasheet preview – 74HC193

Datasheet Details

Part number 74HC193
Manufacturer NXP
File Size 827.03 KB
Description Presettable synchronous 4-bit binary up/down counter
Datasheet download datasheet 74HC193 Datasheet
Additional preview pages of the 74HC193 datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
74HC193; 74HCT193 Presettable synchronous 4-bit binary up/down counter Rev. 5 — 29 January 2016 Product data sheet 1. General description The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at any time to guarantee predictable behavior. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input (PL).
Published: |