74HC193 Datasheet PDF - nexperia Presettable synchronous 4-bit binary up/down counter Specs

74HC193 - Presettable synchronous 4-bit binary up/down counter

Datasheet Summary

Description

The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter.

Separate up/down clocks, CPU and CPD respectively, simplify operation.

The outputs change state synchronously with the LOW-to-HIGH transition of either clock input.

Features

Wide supply voltage range from 2.0 to 6.0 V.
CMOS low power dissipation.
High noise immunity.
Latch-up performance exceeds 100 mA per JESD 78 Class II Level B.
Input levels:.
For 74HC193: CMOS level.
For 74HCT193: TTL level.
Synchronous reversible 4-bit binary counting.
Asynchronous parallel load.
Asynchronous reset.
Expandable without external logic.
Complies with JEDEC standards:.

Datasheet Details

Part number	74HC193
Manufacturer	nexperia
File Size	326.02 KB
Description	Presettable synchronous 4-bit binary up/down counter
Datasheet	74HC193 Datasheet
Additional preview pages of the 74HC193 datasheet.

📁 Similar Datasheet

74HC193 - 4-BIT SYNCHRONOUS UP/DOWN COUNTERS (Texas Instruments)

74HC193 - Presettable synchronous 4-bit binary up/down counter (NXP)

74HC190 - 4-BIT SYNCHRONOUS UP/DOWN COUNTERS (STMicroelectronics)

74HC190 - Synchronous Decade Up/Down Counters (National Semiconductor)

74HC190 - Presettable synchronous BCD decade up/down counter (Philips)

74HC191 - 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS (Texas Instruments)

74HC191 - 4-BIT SYNCHRONOUS UP/DOWN COUNTERS (STMicroelectronics)

74HC191 - Synchronous Binary Up/Down Counters (National Semiconductor)

74HC191 - Presettable synchronous 4-bit binary up/down counter (NXP)

74HC192 - Presettable synchronous BCD decade up/down counter (Philips)

Full PDF Text Transcription

Click to expand full text

74HC193; 74HCT193 Presettable synchronous 4-bit binary up/down counter Rev. 7 — 8 September 2021 Product data sheet 1. General description The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at any time to guarantee predictable behavior. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input (PL).

Published: Jul 23, 2019 |