74LVC125A - Quad buffer/line driver

Product Overview

NXP

Part number	74LVC125A
Manufacturer	NXP
File Size	162.64 KB
Description	Quad buffer/line driver
Datasheet	74LVC125A Datasheet
Additional preview pages of the 74LVC125A datasheet.

The 74LVC125A consists of four non-inverting buffers/line drivers with 3-state outputs (nY) that are controlled by the output enable input (nOE).

A HIGH at nOE causes the outputs to assume a high-impedance OFF-state.

Inputs can be driven from either 3.3 V or 5 V devices.

5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage range from 1.2 V to 3.6 V CMOS low power consumption Direct interface with TTL levels Complies with JEDEC standard:.
JESD8-7A (1.65 V to 1.95 V).
JESD8-5A (2.3 V to 2.7 V).
JESD8-C/JESD36 (2.7 V to 3.6 V).
ESD protection:.
HBM JESD22-A114F exceeds 2000 V.
MM JESD22-A115-B exceeds 200 V.
CDM JESD22-C101E exceeds 1000 V.
Multiple package options.

📁 Similar Datasheet

Other Datasheets by NXP

Published: Dec 6, 2013 |