Datasheet4U Logo Datasheet4U.com

74LVC126A - Quad buffer/line driver

General Description

The 74LVC126A consists of four non-inverting buffers/line drivers with 3-state outputs, which are controlled by the output enable input (nOE).

A LOW at nOE causes the outputs to assume a high-impedance OFF-state.

Inputs can be driven from either 3.3 V or 5 V devices.

Key Features

  • 5 V tolerant inputs/outputs for interfacing with 5 V logic.
  • Wide supply voltage range from 1.2 V to 3.6 V.
  • CMOS low power consumption.
  • Direct interface with TTL levels.
  • Complies with JEDEC standard:.
  • JESD8-7A (1.65 V to 1.95 V).
  • JESD8-5A (2.3 V to 2.7 V).
  • JESD8-C/JESD36 (2.7 V to 3.6 V).
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115B exceeds 200 V.
  • CDM JESD22-C101E exceeds 1000 V.
  • Specified from 40 C to +85 C.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC126A QUADRUPLE 3-STATE BUFFERS Diodes
74LVC126A Low-Voltage CMOS Quad Buffer ON Semiconductor
74LVC126A Quad buffer/line driver nexperia
74LVC126A Quad Buffer SG Micro
74LVC126A-Q100 Quad buffer/line driver nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
74LVC125A Quad buffer/line driver
74LVC132A Quad 2-Input NAND Schmitt Trigger
74LVC14A Hex inverting Schmitt trigger
74LVC157A-Q100 Quad 2-input multiplexer
74LVC169 Presettable synchronous 4-bit up/down binary counter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC126A Quad buffer/line driver with 5 V tolerant input/outputs; 3-state Rev. 8 — 8 April 2014 Product data sheet 1. General description The 74LVC126A consists of four non-inverting buffers/line drivers with 3-state outputs, which are controlled by the output enable input (nOE). A LOW at nOE causes the outputs to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. 2. Features and benefits  5 V tolerant inputs/outputs for interfacing with 5 V logic  Wide supply voltage range from 1.2 V to 3.6 V  CMOS low power consumption  Direct interface with TTL levels  Complies with JEDEC standard:  JESD8-7A (1.65 V to 1.95 V)  JESD8-5A (2.3 V to 2.7 V)  JESD8-C/JESD36 (2.7 V to 3.